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Abstract
This thesis investigates the possible use of NAND ﬂash memory for a mass memory unit
on a micro-satellite. The investigation begins with an analysis of NAND ﬂash memory de-
vices including the complexity of the internal circuitry and the occurrence of bad memory
sections (bad blocks). Design speciﬁcations are produced and various design architectures
are discussed and evaluated. Subsequently, a four bus serial access architecture using 16-
bit NAND ﬂash devices was chosen to be developed further.
A VHDL design was created in order to realise the intended system functionality. The
main functions of the design include a sustained write data rate of 24 MB/s, bad block
management, multiple image storing, error checking and correction, defective device han-
dling and reading while writing. The design was simulated extensively using NAND ﬂash
simulation models.
Finally, a demonstration test board was designed and produced. This board includes an
FPGA and an array of 16 8-bit NAND ﬂash devices. The board was tested sucessfully
and a write data rate of 12 MB/s was achieved along with all the other main functions.
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Opsomming
Hierdie tesis ondersoek die moontlike gebruik van NAND ﬂash tegnologie as die geheue
eenheid van ’n mikrosatelliet. As ’n beginpunt word NAND ﬂash tegnologie onder-
soek in terme van die kompleksiteit van interne stroombane en die voorkoms van de-
fektiewe geheuesegmente. Daarna word ontwerpspesiﬁkasies voortgebring en verskillende
ontwerpsmoontlikhede met mekaar vergelyk. Vanuit hierdie oorwegings is daar besluit
om die oplossing te implementeer met ’n vier-bus serie¨le struktuur bestaande uit 16-bis
NAND ﬂash toestelle.
Om die ontwerpspesiﬁkasies te realiseer, is ’n VHDL stelsel geskep. Die belangrikste
funksies van hierdie stelsel is ’n konstante skryftempo van 24 MB/s, die bestuur van
defektiewe geheuesegmente, die stoor van meer as een beeld, foutopsporing en -herstel,
optimale werking in die geval van defektiewe geheuetoestelle en laastens, die gelyktydige
lees en skryf van data. Die stelsel is breedvoerig getoets met NAND ﬂash simulasiemodelle.
Ten slotte is ’n ﬁsiese demonstrasiebord, bestaande uit ’n FPGA en 16 8-bis NAND ﬂash
toestelle, ontwerp en gebou. Fisiese metings was ’n sukses. ’n Skryftempo van 12 MB/s
is gehaal, tesame met die korrekte werking van die ander hooﬀunksies.
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Chapter 1
Introduction
The Electrical and Electronic Engineering department at Stellenbosch University created
the SUNSAT program in 1991 to help inspire postgraduate students in the department
by facilitating their involvement in a unique and challenging real-world application. The
SUNSAT program was responsible for developing and launching South Africa’s ﬁrst satel-
lite, the SUNSAT-1 micro-satellite. The Electronic Systems Laboratory (ESL) was estab-
lished to serve as a facility where SUNSAT-1 could be designed and built, and also for
continuing satellite research.
The primary payload of SUNSAT-1 was a high resolution (15m) push broom imager. The
images captured were stored on board the satellite and downloaded to the Stellenbosch-
based ground station when it was within communication range. A mass-memory unit
(MMU) was used to store these images on board the satellite and was implemented using
an array of SRAM memory devices. The next generation micro-satellite MMU’s must be
capable of storing larger amounts of data at higher data rates in order to keep up with
the advances in imager technology and the demand for higher resolution images.
The memory medium NAND ﬂash has emerged over the last few years as the market
leader in high density non-volatile data storage. The widespread use of ﬂash memory in
commercial digital storage applications has driven its development, with the result that
1GB of memory is now available in a single device package. The low cost per bit, low
power consumption and small package size make NAND ﬂash an ideal candidate for a
MMU on a micro-satellite.
1.1 Aims and Objectives
The main objective of this thesis is to investigate NAND ﬂash memory for a MMU on the
next generation micro satellites. This research project will look mainly at the capabilities
1
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of the technology, the diﬀerent architectures of devices and various design implementa-
tions.
The next aim is to design a MMU which implements a chosen design architecture. This
board is not intended as a fully functional prototype, but as a demonstration board of
NAND ﬂash capabilities. Finally, a reading while writing function for the MMU is to be
investigated. The radiation eﬀects on the devices are not covered in this text.
1.2 The Rest of the Document
Chapter 2 brieﬂy discusses ﬂash technology and the latest techniques of digital electronic
design. Firstly NAND and NOR ﬂash devices are compared in detail with regards to
physical size, cost, density, power and compatibility. The complex internal architecture
of NAND ﬂash devices are then discussed, followed by the basic operations of the device
and an introduction to defective blocks contained within these devices.
Chapter 3 looks more closely at the design speciﬁcations and investigates the various im-
plementations to meet them. The chapter begins by looking at each individual problem
associated with designing a MMU on board a micro-satellite and then looks at how an
array of NAND ﬂash devices can be implemented to solve these problems. Bad block
tables and error detection and correction schemes follow. The chapter ﬁnishes by looking
at the available low cost FPGA’s on the market.
In Chapter 4 the important design decisions are made and a proposed architecture for the
ﬁnal design is given. The VHDL architecture is analysed and the intended functionality
of each component is given.
Chapter 5 looks in detail at the VHDL design for the demonstration MMU. The low
level functionality of each VHDL component is described and a command structure is
introduced. The design of the demonstration board PCB follows and a read-while-write
implementation proposal concludes the chapter.
Chapter 6 shows the results and simulations for the system design. The VHDL system
design is simulated and veriﬁed with NAND ﬂash memory models. Next, the PCB is built
and checked before the full system is tested. A power analysis of the board follows and
the simulation of the read-while-write implementation concludes the chapter.
Chapter 7 signals the end of the thesis with conclusions that were drawn from the project.
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Proposals for future studies and suggestions to improve the design are also given.
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Background
This chapter analyses and compares NAND and NOR ﬂash memory, and examines the
reasons why NAND ﬂash in particular was chosen for this project. A look at the structure
and organisation of a typical NAND device and its basic operations is followed by an
introduction to digital design with VHDL and FPGA’s.
2.1 Flash Memory
2.1.1 What is Flash Memory?
Flash memory is a non-volatile memory storage medium, which means that it retains
data after power is switched oﬀ. It has evolved from erasable programmable read only
memory (EPROM) into a type of electronically erasable programmable read only memory
(EEPROM). The term ‘ﬂash’ is derived from the expression that the whole memory
could be erased in a ‘ﬂash’. Flash memory today is divided into blocks that can be
erased individually for better versatility. What separates normal EEPROM’s from ﬂash
is the fact that normal EEPROM’s can erase and reprogram on a byte or word basis,
while ﬂash memory can be programmed on a byte or word basis but must be erased a
block at a time as mentioned earlier. The major advantage that ﬂash memory has over
normal EEPROM’s is that ﬂash uses only one transistor to store a bit of data, while in
an EEPROM two transistors are required. This means the cost per bit is signiﬁcantly
reduced, which is a much bigger advantage to the memory market than the ﬂexibility of
byte programming. The two main types of ﬂash memory are NAND ﬂash and NOR ﬂash,
and the diﬀerences in their architectures will be looked at next.
2.1.2 NAND versus NOR Flash
The majority of semiconductor memories achieve random access by connecting memory
cell transistors to the bit lines in parallel. This is the same for NOR-type ﬂash. If any
4
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memory cell is turned on by the corresponding word line, the bit line goes low. Since
this logic function is similar to a NOR gate, this cell arrangement is known as NOR ﬂash
memory. The architecture of NAND-type ﬂash is a series connection of memory cells
transistors to the bit line. In a NAND ﬂash memory array, the bit line goes low if all
the inputs are high. This logic function is similar to that of a NAND logic gate. The
contrasting structures of these two types of ﬂash memory is illustrated in Figure 2.1.
Figure 2.1: NAND and NOR Structure [16]
The biggest advantage that NOR ﬂash has over NAND ﬂash is the faster random access
speed due to the memory cells being connected to the bit lines in parallel. This parallel
connection is also the cause of its biggest disadvantage: its cell size. The NOR structure
provides direct access to individual cells. This simpliﬁes the overall device architecture,
but increases cell area because of the need for contacts at each drain and source connec-
tion. A NAND bit line is a series connection of transistors, which means each transistor
only has to pass a small amount of current. Physically, NAND devices use a smaller
transistor because they do not have to “pull-down” a whole bit line of relatively high
capacitance. The NAND cell is also more compact, as it does not provide contacts to
individual source and drain regions. However, cells in the NAND structure require read-
ing and writing through other cells in the stack; an architecture that results in inherently
slow access.
In the case of semiconductor memory, the bit cost is dependent on the memory cell area
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per bit, and Figure 2.1 shows the size of a NOR cell is 10F 2 compared to 4F 2 for a NAND
cell. Cost is also a function of die size, and with NOR ﬂash, a relatively large amount of
extra memory cells are fabricated on the die. These are used to repair defects in the mem-
ory array in order to produce a device that has faultless memory locations. NAND ﬂash,
on the other hand, does not require this large amount of extra memory to repair defective
regions on the die because it is not necessary to repair the entire array. Nand ﬂash can
instead contain defective areas, comprising no more than 2% of the total memory array
(see Section 2.2.4), and therefore the production yield is much higher, again resulting in a
signiﬁcant cost reduction. The fact that NAND cells are considerably smaller than NOR
cells also means that greater densities of NAND ﬂash devices are possible on a standard
package.
NOR and NAND Flash both use electron tunneling for programming and erasing (see
Figure 2.2), providing low power consumption. With NAND ﬂash electron tunneling
occurs across the whole channel area of a cell. This means charge trapped per density is
lower, resulting in superior endurance in program/erase cycles to NOR ﬂash. A charge
pump is required in order to provide the high internal voltages that are required for erase
and write operations. Cells in the NAND structure require higher voltages, typically 20V
for erasing and writing, compared with the 12V required for the NOR structure.
Figure 2.2: NAND Programming and Erasing [15]
NOR applications typically use the memory to store and execute Operating System code.
As a result, the NOR products evolved with lower density and higher random access per-
formance. On the other hand, NAND is more appropriate for mass storage applications.
The time it takes for a NAND ﬂash device to read out the ﬁrst data byte is signiﬁcantly
greater than that of NOR, but it is faster than the seek time for a hard disk by several
orders of magnitude. Therefore it is seen as a possible solid state replacement to hard
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disks. The term ‘solid state’ refers to the fact that the device has no movable parts. NOR
ﬂash has been around for much longer than NAND ﬂash. As a result, problems have
arisen with supplier incompatibility. Many suppliers have carved out niches by modifying
the basic NOR architecture, either to suite a unique application or to avoid patents. This
has lead to an incompatibility in the NOR family of memories, which means that picking
the wrong supplier could leave the designer stranded when the device capacity becomes
exhausted. This can lead to a total redesign when a diﬀerent supplier is used.
The demand for higher density storage in the last few years has pushed the evolution
of NAND ﬂash memory. Consumer applications such as cellphones, digital cameras,
portable music devices, and USB ﬂash memory drives have been the main protagonists
in this increase in demand. Learning from the NOR standard’s lessons and having fewer
suppliers, the NAND architecture has both scalability and compatibility, making it a more
dependable memory to source. The random access times which are the main advantages of
NOR ﬂash, are not critical for mass storage, but size, endurance and cost are. Therefore,
NAND ﬂash is an obvious choice as a suitable non-volatile memory device for use on a
micro-satellite mass memory unit.
2.2 NAND Flash Memory
2.2.1 Memory Organisation and Interface
The NAND ﬂash device’s main memory array is split into blocks and pages. Each block
has either 32 or 64 pages, and each page has either 528 or 2112 bytes. A page is split
into two sections: a “normal area” consisting of 512 or 2048 bytes and a “spare area”
consisting of 16 or 64 bytes. The number of blocks is determined by the size of the device.
For example, the 64 MB device has 4096 blocks × 32 pages × 528 bytes.
The standard NAND ﬂash device interface is indirect; it has no dedicated address or
data lines, just control lines and either 8 or 16 bidirectional I/O lines. The commands,
addresses and data inputs are multiplexed onto the I/O lines. The address is input to
the device through a series of cycles, while the address latch enable pin is held high and
similarly, the commands are input to the device while the command latch enable pin
is held high. The higher density devices simply have more address cycles to access the
greater amount of blocks or pages. This scheme reduces pin counts dramatically and
allows for system upgrades to future densities by maintaining consistency in the system
board design.
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2.2.2 Internal Structure
The overall internal architecture of a NAND ﬂash device is extremely complex as can be
seen in Figure 2.3, which shows a block diagram of the Samsung K9F1208U0M device.
The internal architecture is structured eﬃciently in an attempt to shield the user from the
complexity of the device and provide a transparent, user friendly interface. A description
of the NAND ﬂash interface pins can be found in [8].
Figure 2.3: Samsung K9F1208U0M - Internal Structure [8]
The functions of the main blocks are summarised next.
Output Driver: This block controls the direction of the bidirectional I/O lines.
Control Logic: This block contains the state machines that control the complex se-
quence of command and address cycles that are needed.
High Voltage Generator: This block contains the Charge Pump which generates the
high voltages needed for writing and erasing.
NAND ﬂash Array: This block is the main memory array of NAND ﬂash cells.
X,Y - Buﬀers,Latches and Decoders: These blocks control the addressing of the main
memory array. Addresses are decoded in order to select the correct column (Y) and
row (X).
Stellenbosch University http://scholar.sun.ac.za
Chapter 2 Background 9
Command Register: This block holds the value of the current command.
Page Register: This block is used to temporarily store a page of data before it is to be
written to the memory array, or after it has been read from the memory array.
The Samsung K9F1208U0M main memory array is made up of 16 data cells plus 2 select
cells that are serially connected to form a NAND structure. Each of the 16 data cells
reside in a diﬀerent page. A block consists of 2 NAND structured strings, and therefore
a total of 135168 NAND cells reside in a block.
2.2.3 Operation
2.2.3.1 Writing/Programming
Programming is performed on a page by page basis which is similar to sector writing on
a hard disk. Programming a page of data, as shown in Figure 2.4, requires sending the
80H command, followed by the column, page and block address. This is followed by the
page of data to be stored, sent a byte at a time, which ﬁlls up the internal page register
of the device. Finally, the command 10H is sent to signal the end of the data. There is
then a wait period for the data to be transferred from the internal register to the main
memory array. This delay, tPROG, is typically 200µs to 300µs but can be a maximum
of 500µs to 700µs.
Figure 2.4: NAND - Example Program Cycle [15]
2.2.3.2 Reading
Reading a page of the device follows a similar format and is shown in Figure 2.5. The
command 00H is written to the device and is then followed by the address cycles. Next
there is a waiting period during which the data is transferred from the main memory
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array to the internal page register. Only when this period is over can all the data be read
out sequentially with a toggle of the read enable pin, RE. The read wait delay, tR, is a
maximum of 12µs to 25µs.
Figure 2.5: NAND - Example Read Cycle [15]
2.2.3.3 Erasing
Erasing is performed on a block by block basis. During this procedure, the device goes
into a busy state while the charge pump is charges up and the actual memory cells are
being erased. The erase sequence shown in Figure 2.6 is: command 60H - address cycles
- command D0H - block erase wait. The wait time during which a block is being erased,
tBERS, is typically 2 to 3ms.
Figure 2.6: NAND - Example Erase Cycle [15]
A fundamental property of NAND ﬂash devices is that a program operation can only
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change the stored bit from a logic 1 to a logic 0. The erase operation changes the stored
bit from a logic 0 to a logic 1. Therefore before a page can be programmed, the whole
block in which the page resides must be erased. Figure 2.7 shows the register transfer
operations during a read, write or an erase.
Figure 2.7: Program, Read and Erase Data Transfers [15]
2.2.4 Bad Blocks
The NAND ﬂash device was designed to serve as a low cost solid state mass storage
medium. In order to achieve this goal, the standard speciﬁcation for the NAND ﬂash
device allows the existence of bad blocks in a certain percentage. These bad blocks are
marked during extensive environmental and function testing at the supplier. The cause
of bad blocks could be due to either decoder failure, word line failure or memory cell
failure. Once a bad block is located, the supplier recommends that the block no longer
be accessed. These blocks are marked by the supplier by storing 00H at byte 517 on the
ﬁrst or second page of a bad block, while a good block contains FFH at the same location.
NAND ﬂash devices also do not possess inﬁnite write/erase capability. Each block can
typically be erased or reprogrammed from 100,000 to 1,000,000 times before the end of
its life. The primary wear out mechanism is believed to be excess charge trapped in the
oxide of a memory cell, and the net eﬀect is that the erase times increase until an internal
timer times out. This error is then be reported back to the system controller through the
reading of the device status register, after which the block is marked as bad. Since each
block is an independent unit, it can be erased and reprogrammed without aﬀecting the
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lifetime of the other blocks.
A bad block table is therefore necessary in order to keep track of any blocks that are
marked bad from the supplier, or that have been worn out over time. This will then
enable the system to skip any bad blocks and to avoid any data being lost or corrupted.
2.3 Digital Design
2.3.1 VHDL
Digital electronic circuit design in recent years has become more and more dependant on
computer-aided design (CAD) tools. This is primarily due to the increase in complexity,
but also because these tools can help the designer design circuits extremely quickly. The
name of this process is electronic design automation (EDA). The EDA tools allow two
tasks to be performed: synthesis, in other words the translation of a speciﬁcation into
an actual implementation of the design; and simulation, in which the speciﬁcation or the
detailed implementation can be exercised in order to verify correct operation.
Synthesis and simulation EDA tools allow the designer to use two diﬀerent design methods:
schematic capture, where the designer uses a graphical interface to draw the design; or
hardware descriptive languages (HDL’s), where the designer uses a textual description of
the design, much like a software programming language. Two of the most common HDL‘s
that are in use today are: Verilog and VHDL. VHDL was developed by the Department
of Defense and the IEEE in the 1980’s, and was standardized by the IEEE in 1987 and
extended in 1993.
2.3.2 Synthesis
At the time when the development of VHDL was initiated by the Department of Defense,
a major concern was to have a standardised and unique method for documentation of com-
plex digital circuits which would also allow the simulation of circuit descriptions. Based
on these objectives, VHDL provided semantic elements mainly for simulation purposes,
but now due to the standardisation of VHDL, it also serves as a description language
of the input data to synthesis tools. The aim of the synthesis process is to generate a
gate-level netlist for the target technology. The netlist can be optimised under various
constraints, such as minimum area or maximum possible clock frequency. Automatic
synthesis normally performs well in synthesising synchronous designs where all registers
are clocked by a global clock signal, and asynchronous actions are limited to an exter-
nal reset signal in order to force the circuit into a well deﬁned state after the power
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on. Synthesis tools also provide device mapping or ﬁtting. During the mapping, timing
and area information of all usable gates of the target technology must be available. The
designer has also to specify optimisation constraints which the synthesis tool tries to fulﬁl.
2.3.3 Simulation
VHDL is a language for describing digital systems. To verify that a model is correct,
a simulator is used to animate the model. Simulation can be used to verify either the
behavioural model of the system or the gate-level timing model of the system. The
behavioural simulation veriﬁes the functionality of the design irrespective of any device
architecture implementation. The gate-level timing simulation looks at the design when it
has been compiled and ﬁtted (place-and-root) to the intended device, and therefore prop-
agation delays of signals through the device are also taken into account. The gate-level
timing model is basically how one would expect the design to behave inside the speciﬁc
physical device.
The simulator provides an invaluable veriﬁcation and debugging tool for any designer.
Proper veriﬁcation of designs at the functional and post place-and-route stages helps to
ensure design functionality and resolve any design issues quickly.
2.3.4 FPGA’s
Before the advent of programmable logic, custom logic circuits were built at the board
level using standard components, or at the gate level in expensive ASIC’s. The FPGA
is an integrated circuit that contains many (64 to over 10,000) identical logic cells that
can be viewed as standard components. Each logic cell can independently take on any
one of a limited set of personalities. The individual cells are interconnected by a matrix
of wires and programmable switches. A user’s design is implemented by specifying the
simple logic function for each cell and selectively closing the switches in the interconnect
matrix. The array of logic cells and interconnects form the fabric of basic building blocks
for logic circuits. Complex designs are created by combining these basic blocks to create
the desired circuit.
Designs can be downloaded to FPGA’s multiple times with diﬀerent functionality im-
plemented each time. If a mistake is made in the design, the design can be debugged,
re-compiled and downloaded again. There is no PCB, solder or components to change.
The designs run much faster than a board with discrete components, since everything runs
within the FPGA, on its silicon die. FPGA’s lose their functionality when the power is
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switched oﬀ, just like RAM in a computer that loses its content after shut down. Designs
have to be downloaded again when power is switched back on to restore the functionality.
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Design Architectures
The aim of this chapter is to gain an understanding of the main issues at hand when
designing a mass memory unit for a micro-satellite. The problems that are associated with
using NAND ﬂash devices for a mass memory unit are also addressed. After discussing
each issue, ideas on how to resolve the speciﬁc problem will be given.
3.1 Design Speciﬁcations
This section looks speciﬁcally at the design speciﬁcations for a mass memory unit on a
next generation micro-satellite. These speciﬁcations are irrespective of the type of memory
device to be used.
3.1.1 Data Rate Calculation
The satellite imager is the main source of the data which is to be stored on the mass
memory unit (MMU). The imager produces a constant stream of high speed data which
is routed directly to the MMU. This stream must be stored in the MMU without the loss
of any data. The MMU is controlled by the on-board computer (OBC) and routes data
to the Downlink subsystem when the images are to be sent to the groundstation. Figure
3.1 shows the position of the MMU subsystem on a typical micro-satellite design.
The rate at which the data is transferred from the imager to the MMU depends ﬁrstly on
the characteristics of the satellite imager sensing equipment, and secondly on the orbit
characteristics of the satellite itself. The data rate can be increased by overhead such as
error coding or housekeeping but it can also be decreased by compression.
For this thesis a data rate was not deﬁned speciﬁcally, but looking at currently developed
imager parameters, an estimate for the data rate can be calculated which is in line with
present day technology. The following parameters are assumed:
15
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Figure 3.1: Satellite Subsystem Conﬁguration
• CCD elements = 12000
• Square pixels with resolution = 5m × 5m
• Square image = 12000 × 5m = 6km
• Number of bits to encode each sample = 8 bits
• Length of Image = 480km
To work out the data rate from these parameters, ﬁrstly the ground speed of the satellite
must be calculated. For a micro-satellite in a circular orbit at a height above the earth,
h = 700km (typical for a LEO satellite), the period is:
P = 2π
√√√√(RE + h)3
µ
= 98.8 minutes (3.1)
where the radius of the earth, RE = 6378 km and earth’s gravitational constant, µ =
GM = 398600.5 km3/s−2.
The ground speed is then simply the circumference of the earth divided by the period:
Vg =
2πRE
P
= 6.76 km/s (3.2)
If the pixel width is 5m then the sample rate, SR, of one pixel must be:
SRpixel =
Vg
5
= 1352 samples/s (3.3)
There are 12000 pixels in the CCD array, which means the sample rate for one line is:
SRline = SRpixel × 12000 = 16224000 samples/s (3.4)
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Finally, one can work out the data rate, given the number of bits used to quantify the
intensity of each pixel, b, which then gives 2b amplitude levels. The estimated required
data rate is then:
Data Rate = SRline × 8 = 15.47 MB/s (3.5)
A data rate of 15.47 MB/s will now be used for the rest of this thesis as a target write
speciﬁcation for the MMU.
3.1.2 Mass Memory Capacity
The capacity of the MMU depends on the size of the images to be stored and also on
how many of these images have to be stored at one time. If the images are to be stored
without any data compression, then one image can easily exceed 1 GB. As the images
can only be downloaded to the ground station when the satellite is in range, the ability
to store multiple images is a must.
Using the parameters assumed in Section 3.1.1, the size of a 480 km image can be calcu-
lated. The ﬁrst two parameters to be found are: the size of one line and the total number
of lines in the image:
One line = number of pixels× b = 12000× 8 = 96000 bits (3.6)
Number of lines =
Image length
Pixel Width
=
480× 103
5
= 96000 lines (3.7)
Now one can determine the size of one image:
Sizeimage = one line× number of lines = 1.073 GB (3.8)
Seeing that the MMU must be able to store multiple images in order to be eﬃcient, a
minimum requirement should be that the MMU have a capacity of 5.365 GB. This would
make it possible to store at least ﬁve images at any given time.
3.1.3 Cost
As the research conducted by the ESL laboratory in micro-satellite design is funded mainly
by Sunspace1 and sponsorship from commercial companies, the budget therefore available
is not endless. Minimising costs is therefore essential for the ongoing research to continue.
Each of the key design decisions including major component selection, development soft-
ware selection and number of PCB layers, were made with cost minimisation in mind.
1SunSpace was established in 2000, through the Unistel Group and the Oﬃce of Intellectual Property
of the University of Stellenbosch.
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3.1.4 Physical Size and Mass
The physical size of the MMU is dependent on the required capacity, the control circuitry
and any redundancy that may be required. If the satellite is designed in a modular fash-
ion, so that each subsystem ﬁts into a predeﬁned section or tray, then the dimensions of
that section will drive the physical size requirements.
One of the main requirements in designing any subsystem on a micro-satellite is to min-
imise its size and mass wherever possible. The mass of the satellite is one of the major
factors involved in the escalating costs when building and launching a spacecraft. As the
staggering cost of a launch is directly proportional to the mass of the spacecraft, one can
never be too conservative when it comes to the weight of the on-board components.
3.1.5 Power
Micro-satellites rely on rechargeable batteries and solar power to provide power to all the
subsystems on board. Solar power is used when the satellite’s solar panels are in view
of the sun, and the batteries are used when the satellite is in the earth’s shadow and is
hidden from the sun. It is then obvious that the MMU must be as eﬃcient as possible in
order not to drain the power resources excessively. Excessive recharging of the batteries
seriously aﬀect their lifetime, and therefore also the lifetime of the satellite.
The power speciﬁcation for the Sunsat-1 micro-satellite was not to exceed 5W. Due to
advances in technology and the increased availably of 3.3 V devices, the speciﬁcation for
this thesis will be to keep the power below 2W.
A NAND ﬂash is a non-volatile type of memory. This means that when the power is
switched oﬀ the data is retained. This provides a massive saving on power, as power only
needs to be supplied when the devices are reading, erasing or writing, and can be switched
oﬀ when the unit is idle.
3.1.6 Radiation Problems
The problem with designing any subsystem of a satellite with commercial oﬀ the shelf
components is that they are far more susceptible to space radiation than radiation hard-
ened devices that are manufactured speciﬁcally for space missions. All digital devices are
aﬀected by radiation and NAND ﬂash devices are no exception.
Radiation tolerance is a huge issue when discussing any components inclusion on a space
craft. It was decided that this thesis will not concentrate on radiation issues but rather
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on the architecture and operation of the MMU. The radiation problems associated with
NAND ﬂash memory will therefore be used as a topic for another Masters thesis.
3.1.7 Complexity
One of the design aims that should always be kept in mind is simplicity of maintenance
and upgrading for future users, in spite of underlying functional complexity. This can be
achieved by splitting a system up in a modular format so that each module has it’s own
functional characteristics that can be tested or simulated on its own. This helps reduce
complexity and makes fault ﬁnding a less laborious task.
It was decided that VHDL would be used for data control and also to create an interface
to the NAND ﬂash devices. Following the discussions in the previous paragraph, it was
decided to implement the VHDL design in a modular fashion, so that it can be reused or
expanded for further NAND ﬂash research. Fortunately, this will not be a major issue,
as VHDL is a language which supports a modular approach extremely well.
3.1.8 Reliability
Designing and launching a micro-satellite of any kind is a high risk business. If an im-
portant subsystem fails, there is very little that can be done to ﬁx it up in space. That
is why each subsystem must be highly reliable, to the extent that if something does go
wrong the system can correct itself or still work with reduced functionality. One method
to achieve this is to include redundancy, in the form of extra circuitry or devices in the
design.
The MMU on-board a micro-satellite is one of many critically important subsystems. A
non-operational MMU basically reduces the micro-satellite to a system which is only able
to take images when in range of the ground station, as no data can be stored on-board.
The aim is therefore to have a memory system with multiple memory devices which would
still be able to function to a certain extent if one or more of the memory devices fail.
3.2 NAND Flash Issues
This section looks at the problems associated with using NAND ﬂash devices for a MMU.
3.2.1 Data Rate
A NAND ﬂash device has a minimum write cycle time of 50 ns [8], which means that
it can sustain a maximum data rate of approximately 19 MB/s. It seems at ﬁrst glance
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that designing the MMU is as simple as ﬁlling up each chip one by one until all the data
is stored, as the required data rate of 15.47 MB/s is easily met. This is however not the
case. Only one page of data can be stored on the device before it then goes into a busy
state. This can last for up to 700µs, and only once it returns to a ready state can the
device then be accessed again. The data rate would therefore be slowed down to about 1
MB/s if the sequential method is still used. The only way to sustain the high data rate
during this busy period is to write to another device until it also goes in a busy state.
This process of writing sequentially to multiple devices must therefore continue until the
ﬁrst device has ﬁnished transferring data from its internal register to the main memory
array.
Figure 3.2 shows an example of a system with four NAND ﬂash devices. Initially setup
cycles are written to device 1 and then the data stream starts writing the ﬁrst 528 bytes
to this device. Once the page buﬀer of device 1 is full the device cannot be accessed again
until after time, tPROG, has elapsed. The data stream is then sustained by writing to
device 2, 3 and 4 instead. In order for the data stream to ﬂow, the setup cycles for these
devices must be executed before the data stream arrives. Once device 1 is ready, the data
stream can be routed to this device again. The result is a continuous data stream stored
in memory without the loss of any information.
PROGRAMMING WAIT TIME tPROG528 BYTES 528 BYTES
528 BYTES
528 BYTES
528 BYTES
Device 1
Device 2
Device 3
Device 4
SETUP
SETUP
SETUP
SETUP SETUP
528 BYTES 528 BYTES 528 BYTES528 BYTES 528 BYTES
Continuous Data Stream
BUS 1 BUS 2
TIME
Figure 3.2: Programming with Multiple Devices
The minimum number of devices needed in the system is therefore enough devices to
ensure the data rate is sustained before the ﬁrst device accessed is ready to be accessed
again. The data rate determines the amount of time it takes to write one page of data to
a device. The number of devices needed in the system is therefore not only a function of
the capacity, but also of the data rate.
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3.2.2 Bad Blocks
As mentioned in Section 2.2.4, bad blocks have to be tracked in a system with NAND
ﬂash memory devices. Initial bad blocks found by the supplier are marked when the
device is shipped. These blocks have to be read and stored when the device is received by
the designer. Bad blocks can also occur during any erase or write cycle and are detected
by reading the status register of the device once the erase or write operation has been
completed. When a block is found to be bad, the integrity of the data stored is not
assured, and the block must be mapped out. This causes the following problem during
the write sequence: if a block is found to be bad once the device has ﬁnished storing data
into that block, there is no time to restore the data elsewhere, because the data continues
to stream through at a constant rate. Erasing is diﬀerent as there are no speciﬁc time
constraints or data rates to sustain, and therefore bad blocks can easily be mapped out
once they are encountered. Reading data from bad blocks is not a problem, but erasing
or programming invalid blocks can aﬀect adjacent blocks in some rare cases.
3.2.3 Failure Modes Mechanisms and Symptoms
With NAND ﬂash devices random bit errors can occur during use. The consequence of
these errors do not necessarily mean that a block has gone bad, but may be caused by a
random bit ﬂip. Generally, a block should only be marked as bad if there is a program or
erase failure. The two main failure types can be distinguished as permanent failures and
soft failures.
3.2.3.1 Permanent failures
A permanent error is an error which cannot be corrected or ﬁxed. The most common
permanent errors are caused by endurance stress when programming or erasing (see Figure
3.3). This error may be manifested as a cell, page, or block failure which can be detected
by a status register read operation after either a program or an erase, and subsequently
marked as a bad block.
3.2.3.2 Soft Errors
A soft error is a an error which can be corrected and only occurs randomly. These
soft errors manifest themselves as either a bit reversed or a bit reported reversed. This
phenomenon is known as “bit-ﬂipping” and is the result of one of the following errors:
• Drifting Eﬀects: A phenomena that slowly changes a cell’s voltage level from its
initial value.
Stellenbosch University http://scholar.sun.ac.za
Chapter 3 Design Architectures 22
Figure 3.3: Program and Erase Endurance [15]
• Program-Disturb Errors: This is sometimes referred to as “over programming” ef-
fects. A programming operation on a page induces the ﬂip of a bit on another,
unrelated page. Bias voltage conditions in the block during page programming can
cause a small amount of current to tunnel into memory cells which cause this error.
• Read-Disturb Errors: This eﬀect causes a page read operation to induce a permanent
change of value in one of the bits read.
Since NAND ﬂash devices are suspectable to bit-ﬂipping, an error checking and correcting
(ECC) implementation is required to maintain the integrity of the data stored. A number
of issues must be discussed before ECC can be included in the system. The ﬁrst issue is
that the ECC code word generated from a block of data has to be stored with the data,
thereby adding extra overhead. The second issue is that when the batch of data is read
back and another code word generated and compared to the original, the block of data
must be temporarily stored before any corrections can take place. This temporary storage
may be in the form of a FIFO and will use valuable FPGA resources.
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3.3 Design Alternatives
3.3.1 Page Size - 528 or 2112 Bytes?
The currently available NAND ﬂash devices have two diﬀerent page sizes. The 528 byte
page is associated with devices with total size under 1 Gb, while the recently developed
devices bigger than 1 Gb (inclusive) are available with a page size of 2112 bytes. The
diﬀerences between read and write speeds in a 512 Mb device and a 1 Gb device are shown
next. See Section 2.2.3 for operation details.
512 Mbit device
Read Time = 5 cycles× 50ns + 12µs + 528 cycles× 50ns = 36.55 µs (3.9)
Read Speed =
528 bytes
36.55 µs
= 13.78 MB/s (3.10)
Write Time = 6 cycles× 50ns + 528 cycles× 50ns + 500µs = 526.70 µs (3.11)
Write Speed =
528 bytes
526.70 µs
= 0.96 MB/s (3.12)
1 Gbit device
Read Time = 6 cycles× 50ns + 25µs + 2112 cycles× 50ns = 130.90 µs (3.13)
Read Speed =
2112 bytes
130.90 µs
= 15.39 MB/s (3.14)
Write Time = 6 cycles× 50ns + 2112 cycles× 50ns + 700µs = 805.90 µs (3.15)
Write Speed =
2112 bytes
805.90 µs
= 2.50 MB/s (3.16)
It can be seen from equations 3.12 and 3.16 that the write speed is over 2 times faster
on a device with a 2112 byte page than that of a device with a 528 byte page. The read
speed is also quicker but not as dramatically as the write speed.
3.3.2 I/O Lines - 8 or 16 bit?
As well as having diﬀerent page sizes, NAND ﬂash chips also have two options for width
of the I/O lines. Devices can either have 8 or 16 bits for these lines. With the 16 bit
device, the commands and addresses are multiplexed on the ﬁrst eight I/O lines and the
other eight bits are simply ignored. The obvious advantage with the 16-bit device is that
the data rate (ignoring setup cycles) can be doubled immediately, because 16 bits can
now be stored every 50 ns instead of just 8 bits. The only downside to the 16-bit device
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is that the internal page register is still the same size and writing to the device at double
the speed of a 8-bit device will simply ﬁll the internal register up twice as fast. This
makes the time until the device can be accessed again longer and may require the system
to have more ﬂash devices to help sustain the data rate.
3.3.3 Multiple Buses
As mentioned in Section 2.2.1, the bidirectional I/O lines of the NAND ﬂash device are
multiplexed for command, address and data. That means that a device must be set up
before data can be written to or read from it. To sustain the high data rate, there must
more than one set of control and data lines, to enable the next device to be setup ahead
of the last device ﬁnishing (see Figure 3.2). For ease of explanation, as set of control and
data lines will from now be referred to as a bus.
The number of buses that can be used in the design is basically restricted to the number
of available I/O pins on the FPGA used to control the lines, and the amount of available
space on the ﬁnal PCB. The number of FPGA pins needed for 8-bit and 16-bit data I/O
lines for a 2, 3, 4 and 5 bus structure is shown in Table 3.1.
Number of Number of FPGA Pins
Buses 8 bit device 16 bit device
2 30 46
3 45 92
4 60 115
5 75 138
6 90 161
Table 3.1: Number of FPGA pins needed for multiple buses
If the design can include more buses than the number required to meet the data rate
requirements, these extra buses can give added redundancy and reliability. If one bus is
diagnosed as having a serious fault, it can simply be skipped as there will be enough buses
still left to maintain the data rate.
The down side to multiple buses is that the routing and the placement of these buses on
the physical PCB becomes more complex with every bus that is added. Along with the
complexity, the PCB size also increases, as does the cost of producing it. The VHDL
design to control these buses will become bigger and lead to more logic elements in the
FPGA being used, therefore requiring a larger FPGA.
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3.3.4 Serial or Parallel?
3.3.4.1 Serial
Multiple NAND ﬂash devices can be connected in a serial conﬁguration with common
control signals and a common wired I/O bus (see Figure 3.4). In this conﬁguration the
control signals, CLE, ALE, WE and RE are all shared by the NAND ﬂash devices, and
this minimises the pin count in the system’s design.
Figure 3.4: NAND Flash Serial [11]
The chip enable (CE) signals are wired separately for each device. When CE is low, the
corresponding device is selected. Only one NAND ﬂash device can be selected at any
one time and only the selected device can see the control signals and the system bus.
The ready/busy (R/B) output lines of each memory device can be common wired. The
use of an open-drain output allows the R/B pins from several NAND ﬂash devices to be
connected to a single pull-up resistor. A low on this line will indicate that one or more
of the devices are busy. There are two possibilities for the wiring of the write protect pin
(WP), the ﬁrst is to common wire them all so that all the devices can be protected or
unprotected together, and the second is to wire them separately. The second solution for
WP requires more pins in the system design.
Although the serial conﬁguration oﬀers reduced pin counts, the maximum sustainable
data rate is limited to that which one device can sustain, as only one byte can be written
at any one time.
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3.3.4.2 Parallel
Writing to two or more devices, instead of writing to just one device at a time, can dra-
matically increase the maximum sustainable data rate of a system. This can be achieved
by connecting NAND ﬂash devices in parallel to create a module with a higher bus width.
The control signals can then be common wired and the I/O lines connected in parallel
to the system bus. With such a conﬁguration, the system bus width must therefore be a
multiple of the bus width of a single NAND ﬂash device. The parallel implementation of
NAND ﬂash devices is illustrated in Figure 3.5.
Figure 3.5: NAND Flash Parallel [11]
One of the disadvantages of writing to more than one chip at a time is a decrease in
reliability. If one bus fails, it can eliminate other buses in parallel with it as well. Also,
the blocks with the same address on each device can be treated as a single, larger, block
to be programmed, erased, and read together. This would lead to a dramatic increase in
the complexity of the bad block management, as it is possible that a block on the ﬁrst
device can turn bad while the corresponding block on the second device is still valid.
3.3.5 Number of Devices
3.3.5.1 Data Rate Constraints
The number of NAND ﬂash devices needed in the mass-memory unit is driven not only
by the required capacity, but also by the required data rate and the system architecture
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(8/16 bit, serial/parallel). As explain in Section 2.2.3, this is because the system cannot
revisit the device which has just been programmed until after the programming wait time,
tPROG, has elapsed.
Considering the Samsung K9F1208U0M device and ignoring setup times, writing 528
bytes of data at a 50 ns write cycle time will take the following time:
Write Time (without setup cycles) = 50 ns× 528 bytes = 26.4 µs (3.17)
The device then goes into a busy state for up to 500 µs, which means that the a certain
number of devices must exist to maintain the data rate before the ﬁrst device can be
written to again. The number of devices needed can be calculated by dividing the pro-
gramming delay, tPROG, by the time it takes to write a page. This gives the number of
times that 528 bytes need to be written in order to pass a period of tPROG. The minimum
number of devices then needed is just this number plus one for the device which is busy.
Minimium Number of NAND Devices = 1 +
500µs
26.4µs
= 20 Devices (3.18)
3.3.5.2 Area Constraints
Each NAND Flash device takes up an area of roughly 184.8 mm2. The ﬁnal PCB will
also have to include an FPGA, oscillator, voltage regulators and interface ports. The area
the devices must be placed will be restricted to the amount of area left after all the other
components have been placed. The intension is that the MMU will ﬁt into an Eurocard
U6 sized tray of dimensions 233 mm × 160 mm.
3.3.5.3 Power Constraints
The more devices that are operational at one time, the higher the power that is being
consumed. A Samsung K9F1208U0M device draws a maximum of 20mA current during
an erase, write or read operation and operates with a 3.3V supply. The maximum power
consumed by a device operation is then given by:
Power (Samsung K9F1208U0M) = 20 mA × 3.3 V = 66 mW (3.19)
Following this, power consumed when n devices needed to sustain the data rate are all
operational at the same time is :
Power (Samsung K9F1208U0M) = n × 66 mW (3.20)
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3.3.5.4 Device Input Capacitance
The number of NAND ﬂash devices that are connected to one bus aﬀects the rise and
fall times of the driver output, and hence the maximum frequency that the system can
achieve. This is due to the input capacitance of each device. The driver sees the sum
of all input capacitances connected to the driver as they are connected in parallel. This
creates an RC eﬀect on the line. The output impedance of the driver plus the impedance
of the PCB trace equals the total impedance, and the sum of all input capacitances plus
the capacitance of the PCB trace is the total capacitance. The time constant and rise
time (10% - 90%) for the line when there are n devices is calculated as follows:
τ = (Rtrace + Rdriver output)× (n× (Cinput capacitance + Ctrace)) (3.21)
Trise time = 2.2× τ (3.22)
It can be seen from equations 3.21 and 3.22 that the signal rise time will increase signiﬁ-
cantly with every device added to the line.
The data sheet for the Samsung K9F1208U0M device [8] states rise and fall times of 5 ns
for a capacitive loading of 100pF. Each K9F1208U0M device has an input capacitance of
10pF therefore if 10 devices are connected to one common driver, the rise and fall times
would be equal to 5 ns.
3.3.6 Bad Block Table
A lookup table is needed to keep track of the bad blocks contained on individual NAND
ﬂash devices to prevent access to these blocks. Such a table can be stored in a known
good block on one of the devices and can then be referenced during a read, write or erase
sequence to avoid the use of a bad block.
There are various ways in which to implement this. One table can be used for all the
devices or separate tables can be implemented to store individual bad blocks for each bus.
Additionally, one can either store the whole address of the block or use a bit to signify
the status of every block on the device. The amount of internal FPGA RAM required
using the one bit storage method for a Samsung K9F1208U0M ﬂash with n number of
devices on the unit is simply:
Internal FPGA RAM required = n × 4096, (3.23)
as there are 4096 blocks on each device.
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The amount of FPGA RAM required if only the addresses of the bad blocks are stored,
with each block address equal to 12 bits, and m number of locations are set aside to store
these addresses is:
Internal FPGA RAM required = m × n × 12 (3.24)
In order to decided which method to choose for the bad block table implementation, the
number of devices, the number of expected bad blocks and the amount of FPGA RAM
likely to be available must be known.
3.3.7 Cache
Some NAND ﬂash devices contain an extra internal register called a Cache Register, which
can be used to improve the programming throughput. In the standard Page Programming
operation, the device has to ﬁnish programming the data into the memory array before
a new page can be programmed. The advantage of the Cache Programming operation is
that it allows new data to be input while previous data which has been transferred to the
Page Buﬀer is programmed into the memory array. The Cache Program sequence can be
repeated up to 31 times, allowing all 32 pages in a block to be programmed. One entire
Cache Program operation is shown in Figure 3.6.
Figure 3.6: NAND Flash Cache Program Operation [12]
The Cache busy time, tCBSY, is the time it takes to transfer the contents of the Cache
Register to the Page Buﬀer and is typically 3µs when the Page Buﬀer is empty. The
Cache busy time can however take up to 700µs, which is the same time as tPROG, if the
Page Buﬀer is still transferring data into the main memory array.
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Although the use of the Cache register may increase the speed of programming the ﬂash
device, the cache busy time will increase with every page that is written and will eventually
become equal to tPROG. This does not really help for a sustained data rate, as the device
revisit time will change depending on the number of pages in a block that have been
written and will make the device access algorithm extremely complicated.
3.3.8 Reference Tables
Table A.1 found in appendix A shows the maximum sustainable data rate with a 60 ns
write cycle time for all the diﬀerent design architectures described and also shows the
minimum number of NAND ﬂash devices the MMU must include for various data rates.
Excluding the maximum achievable data rate, it can be seen from the table that their
is no diﬀerence in the number of devices needed for a device with either 8-bit or 16-bit
I/O lines. The 16-bit devices can sustain a higher data rate but require nearly double
the amount of devices to do so. The devices with a 2112 byte page register are far more
eﬃcient than their 528 byte equivalents, as the minimum number of 2112 byte devices
needed are less than half the required amount for the same bus conﬁguration and I/O lines.
Table A.2 shows the power and area calculations as well as the number of FPGA pins
needed to interface to the minimum number of NAND ﬂash devices for the speciﬁc data
rate. From the table it can be seen that the 2112 byte page register devices oﬀer a massive
saving in both power and area. The 8-bit and 16-bit devices consume the same amount
of power and board area, but the 16-bit devices require more FPGA pins to interface to
the devices.
3.4 FPGA Considerations
To select the appropriate FPGA for a design the following aspects must be considered:
internal clock speed, number of logic elements, internal RAM, user I/O pins, vendor tools,
package and cost. Each of these issues will be addressed presently.
Internal Clock Speed
Almost all digital designs have some concept of state built into them. The present state
of the system can either be updated as soon as the next state changes, in which case
the system is said to be asynchronous, or the present state can be updated only when a
clock signal changes, which is synchronous behaviour. For a project like this, where data
is being transferred at high data rates and the interface timing to external devices is of
critical importance, a synchronous design must be used.
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The internal clock speed of an FPGA determines the speed at which ﬂip-ﬂops can be
triggered and therefore the tempo of state changes. The speed which is given in the data
sheets by FPGA suppliers often refers to the maximum possible internal clock speed, but
in reality this speed can vary depending on the types of component used in the designer‘s
code and the design eﬃciency. Most FPGA vendor compiler tools inform the designer of
the maximimum possible clock speed after the design has been compiled and ﬁtted to a
speciﬁc device.
Number of Logic Elements
A logic element, also known as a logic cell or a logic module, is one of the units used to
determine the density of an FPGA. The greater the number of logic elements in an FPGA,
the larger the design that can be programmed into it. A logic element consists typically
of a ﬂip-ﬂop, a four-input look-up table and carry logic. The ﬂip-ﬂop can be conﬁgured
for D, T, SR or JK operation, or bypassed entirely for pure combinational logic. The
look-up table is basically a truth table used to deﬁne the function of the element. The
carry logic is used if the cell is part of a carry chain where the output of one logic cell is
the input to the next.
Internal RAM
FPGA’s can also contain a certain amount of internal RAM available for use by the
designer. If a design requires a lot of data to be stored temporarily, i.e. a reference table
for bad blocks, then a suﬃcient amount of internal RAM is required.
User I/O Pins
FPGA’s have a restricted amount of I/O pins available to the user. The designer must
have an idea of how many I/O pins the design needs and select the appropriate FPGA
and package.
Vendor Tools Each individual FPGA vendor supplies software tools with which the
designer can use to developed. The designer is therefore restricted to using that speciﬁc
vendor’s tools for their design implementation. Access to or familiarisation with certain
development tools can sway the designer to a particular FPGA vendor.
Package
The package within which the FPGA is housed is also an important aspect of FPGA
selection. The two main types of FPGA package are the ball grid array (BGA) and quad
ﬂat pack (QFP). The BGA package’s connecting balls are positioned on the bottom of the
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device, while the QFP is more conventional, with pins connected to the sides. The BGA
package can populate a greater amount of pins, but requires a complicated and expensive
method of attaching it to the board. It is also diﬃcult to debug for any connection
problems because the majority of the pins are hidden underneath the device. The QFP
package can be attached by a skilled technician to the PCB very easily, and every pin is
visible for the ﬁnding of any short circuits or dry solder joints.
Cost
The ﬁnal consideration when selecting an FPGA is the cost. The cost of FPGA’s vary
with the functionality and performance that they provide. The major FPGA suppliers,
Xilinx, Altera, Lattice and Actel, all produce low-cost FPGA’s with high capacities.
Table 3.2 compares the various low cost FPGA families of the leading manufacturers.
Table 3.2: Comparison of available low-cost FPGAs
Manufacturer Name Capacity RAM (kBytes) User I/O Lines
Actel ProASICPLUS 3072-56320 TILES 27-198 158-712
Altera Cyclone 2910-20060 LCs 58-288 65-301
Lattice LatticeEC 192-5120 PFUs/PFFs 6-164 67-576
Xilinx Spartan IIE 1728-15552 LEs 24-216 60-514
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System Design Overview
This chapter presents an overview of the design of a demonstration MMU. The ﬁrst
section looks at the decisions supporting the design concept development. The second
section structures the design by dividing it into individual components. It looks in detail
at the proposed functionality of these components and how they will integrate with each
other.
4.1 Design Decisions
A number of key decisions had to be made at this point before the main design could be
developed. The main issues were:
• What type of NAND ﬂash device will be used?
• How many NAND ﬂash devices are needed in the system?
• How many buses are required to interface with the NAND ﬂash devices?
• Serial or Parallel access to the NAND devices?
• How will the bad block table be implemented?
• How will the memory be structured?
• What FPGA and VHDL development software will be used?
4.1.1 NAND Device Flavour
NAND ﬂash devices come in many diﬀerent ﬂavours. The main diﬀerences are the pack-
aging, amount of I/O lines and page size. The following decisions were made to choose
the most appropriate device for a mass memory application:
33
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Package
The two types of package that NAND ﬂash devices are supplied in are TSOP1 and TBGA.
The TSOP1 was selected, because it oﬀers a much simpler method of attaching the device
to the board and debugging is much simpler when the pins are in view.
I/O lines
The 16-bit devices were selected because they oﬀer a much higher data rate capability
compared to that of an 8-bit device. The 16-bit devices, when writing at slower speeds
than their maximum, oﬀer greater safety margins for data setup and hold times. If the
16-bit devices should write at the same data rate as the 8-bit counterpart, the write cycle
time would be doubled. This would provide a greater safety margin and the added bonus
that the page register would still be ﬁlled up at the same rate.
Page Size
The choice of which page size to select is an easy one. The high density NAND ﬂash
devices (over 1 Gb) all have a page size of 2112 bytes. By using higher density devices,
less devices are needed to meet the required capacity of the MMU. Table A.1 shows that
the 2112 bytes per page devices oﬀer a much better option than their 528 counterparts,
as they require fewer devices to sustain the data rate. One 2112 byte device can write
four times as much data as a 528 byte device before it goes into a busy state.
Capacity
The speciﬁcation calculated in Section 3.1.2 for the capacity of the MMU was 5.265 GB.
By using available capacities, this would require 86 × 64 MB, 43 × 128 MB, 22 × 256
MB, or 11 × 512 MB devices. As the 512 MB devices oﬀer the smallest amount of area
to be covered on the board, they were the device capacity selected for this design.
4.1.2 Bus Access
As explained in Section 3.3.3, it is necessary for the design to include at least two buses
in order to maintain the high data rate. Table A.1 in Appendix A shows that a two-bus
architecture with 16-bit devices and serial access can sustain a maximum data rate of
almost 32 MB/s, which is more than double the proposed speciﬁcation of 15.47 MB/s
(equation 3.5). A two-bus architecture with parallel access can sustain a maximum data
rate of nearly 64 MB/s, but this comes at a cost of needing 26 NAND ﬂash devices to do
so. Parallel access oﬀers less reliability, because if one bus should fail, the data rate would
suﬀer dramatically. Consider this example: If one has a multiple bus structure and writes
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to two buses in parallel, then the event of one bus becoming faulty would cause the loss
of the other working bus with which it is paired, as both buses are needed to sustain the
data rate. On the other hand, if one bus becomes faulty in a multiple bus serial access
structure, the data rate is would not be aﬀected, as long as two buses are still working.
The capacity of the memory would then only be reduced by one bus.
Since serial access oﬀers more reliablity and can easily sustain the required data rate, it
was decided that the MMU would be implemented this way.
4.1.3 Number of Buses
For the MMU to have active redundancy, the number of buses must be more than the
minimum required amount. If two buses is the minimum requirement then the maximum
limit to the number of buses is the available user I/O pins in the selected FPGA. Using
16-bit devices, of which the pin counts are shown in Table 3.1, it can be seen that a
four-bus architecture requires 115 user I/O pins. If the pins required for debugging, such
as leds and test points, and external interfacing ports are added to this number then it
could easily approach 200 pins. The greater the number of pins, the more area the FPGA
will require and the more complex the routing and placing will be for the ﬁnal PCB. It
was therefore decided to limit the number of buses to four, in order for the physical design
to be practical.
A four-bus structure with serial access oﬀers reliability and active redundancy, as two
buses can be faulty while still sustaining the data rate. Partitioning the physical hardware
design into four buses also helps minimise track length and capacitance. The length of
individual tracks on a PCB must be minimised in order to avoid transmission line eﬀects.
The amount of devices on one bus must also be restricted as the accumulation of input
capacitances aﬀect signal transition times.
4.1.4 Number of Devices
Without redundancy, two buses and seven devices are needed to sustain the data rate of
15 MB/s. The number of devices was changed to eight, in order to have four devices on
each bus. As discussed in Section 4.1.3, four buses have to be used to implement active
redundancy. This would lead to a total of 16 × 512 MB Samsung K9K4G16U0M devices,
equal to a capacity of 8 GB. This conﬁguration is shown in Figure 4.1.
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Figure 4.1: Proposed Bus Architecture
4.1.5 Bad Block Table
The two available options for the method of storing bad blocks in a table were discussed
in Section 3.3.6. The ﬁrst option was to store a bit for every block in a device, where the
value of the bit would determine if that block was good or bad. From equation 3.16 the
amount of memory required for 16 devices with 4096 blocks is:
Internal FPGA RAM required = 4096× 16 = 64 kB (4.1)
The second option was to store only addresses of the bad blocks contained within each
device. Pointers and oﬀsets can then be used to partition the table into sections for each
device. The data sheet for the samsung 512MB device [8], states that the maximum
number of bad blocks is 801, including bad blocks shipped from the supplier and blocks
1This number does not take into consideration the radiation eﬀects on NAND ﬂash devices.
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which go bad over the lifetime of the device. If 128 locations (16 bits per location - see
Section 4.2.2.1) are set aside to store bad block addresses for each device, equation 3.16
states that
Internal FPGA RAM required = 128× 16× 12 = 48 kB. (4.2)
Since the required amount of FPGA RAM needed to store the address is signiﬁcantly
lower than the amount needed to describe every bit, it was then decided to progress with
the second bad block table design.
The next decision was whether to have one bad block table for all the buses or a separate
table for each bus. A separate bad block table for each set of devices on a bus will enable
each set of devices to be a treated as an independent unit. This means that if the design
is expanded or reduced, a unit is simply added or removed. The disadvantage of one bad
block table is that only one address can be generated at one time, thereby leading to a
slower bad block table generation process. A separate bad block table situated on each
bus was therefore picked as the best implementation.
4.1.6 Memory Structure
The memory area consisting of all the NAND ﬂash devices in the system must have a
certain structure if multiple images are to be stored. The intention is to store a minimum
of ﬁve images at any time and make it possible to write, read or erase any one of them.
The intention is that the memory unit will only be used for mass data storage, which
means that random access and complex addressing will not be necessary. The memory
will be split up into diﬀerent sections, each the size of an image, and all the addressing
will be implemented internally. This will reduce the complexity signiﬁcantly as complex
physical and virtual memory mapping is not required.
It was therefore decided that the whole memory area be split up into ﬁve image sections.
Each section will have its own unique address and will be erased, read or written indi-
vidually. With the ﬁrst block on each device reserved for the bad block table, the size of
each section can be calculated as follows:
Total Number of Blocks = 16× 4095 = 65520 Blocks (4.3)
Size of Image Section Total =
65520
5
= 13104 Blocks (4.4)
If every image is split evenly across all the 16 devices then the size of an image section
on 1 device will be:
Size of Image Section Device =
13104
16
= 819 Blocks (4.5)
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The image sections will be 13104 blocks in size and each device will contribute 819 blocks
to the image section. Figure 4.2 shows the proposed memory structure. The left side
shows how the total number of blocks in the memory array will be split up into image
sections of 13104 blocks, and the right side shows how each device will be split up into
image sections of 819 blocks.
IMAGE SECTION 1
IMAGE SECTION 2
IMAGE SECTION 3
IMAGE SECTION 4
IMAGE SECTION 5
13104
1 1
819
26208 1638
39312
52416
65520
2457
3276
4095
TOTAL BLOCKS DEVICE BLOCKS
Figure 4.2: Proposed Memory Structure
4.1.7 FPGA Selection
The main system design was implemented in an FPGA. The selection of the correct family
of FPGA devices is vital, especially in a complex sytstem. One of the important aspects
is to ensure that there is another device in the family with a larger capacity which can be
used if the design grows to exceed the capacity of the current device.
The listed families of devices in Table 3.2 were considered for this thesis and the Altera
Cyclone device family was selected. The reasons for this choice will be discussed next.
Internal RAM - The Cyclone devices oﬀer the highest amount of internal RAM per
device. The internal RAM is required for storing bad block addresses and also to
implement any necessary FIFO’s.
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Speed - Initial tests with Cyclone devices indicated that they were capable of the high
internal clock speeds necessary for this design.
Availability - As the Cyclone devices have been on the market for a reasonable amount
of time compared to the new Actel and Lattice devices so they are readily available.
Development Software - The University of Stellenbosch has full licenses for Altera
development software and the author is familiar with these development tools. If
another manufacturer had been chosen, other development software would have had
to be bought, which would have increased the costs signiﬁcantly.
Capacity - The Cyclone devices oﬀer a high capacity of logic elements in standard pack-
age sizes.
Table 4.1 shows the devices in the Altera Cyclone family which are currently available.
The development software recommends the device from the family depending on the size
of the VHDL design. The EP1C12 was the chosen device.
Table 4.1: Cyclone Family of FPGAs
Part Number Logic Elements RAM (kBytes) User I/O Pins (max)
EP1C3 2910 58 104
EP1C4 4000 76 301
EP1C6 5980 90 185
EP1C12 12060 234 249
EP1C20 20060 288 301
4.1.7.1 Development Software
In the next paragraph, the most important features of the development software used in
this design, will be summerised.
The available Altera development software is MaxPlus II and Quartus II. Quartus II of-
fers more advanced features than MaxPlus II but is more resource intensive and therefore
slower. As the Cyclone device family is only supported by Quartus II, it was selected as
the development software.
Quartus II has its own in-built simulator for veriﬁcation of the design VHDL functionality.
Initial testing with the simulator found that it was slow, lacked features other simulators
could oﬀer, and was not very user friendly. Altera-Modelsim is another simulator that
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is available with the Quartus II software. Altera-Modelsim is a cut down version of the
full version of Modelsim by Model Technology. Given that the features oﬀered by Altera-
Modelsim are by far superior to that of the simulator in Quartus II, it was decided that
Modelsim would be used for all simulation requirements.
Samsung, the main suppliers of NAND ﬂash memory, have made available precompiled
VHDL models for all its NAND ﬂash devices. These models do not include any source
code, and can be downloaded on the oﬃcial Samsung website [6]. This can be used to
connect to the design code in order to ensure the correct interface functionality and provide
the designer with the ability to test the full design before it is placed in hardware. Since
the models provided are precompiled ﬁles, the same development software that was used
to compile the ﬁles is needed to simulate the models. The full version of Modelsim (not
Altera-Modelsim) was used to create the precompiled ﬁles which meant it was necessary
to use the full version of Modelsim (Modelsim SE 5.8c) for all simulations in the design.
4.2 VHDL Design Overview
In this section the design is split up into a number of key components. By doing this, it
is possible to reduce the system complexity and keep the system modular. As explained
in Sections 4.1.3 and 4.1.4, the system has four sets of control and data lines (buses) that
interface with four banks of NAND ﬂash devices. It is therefore necessary for each bus
to have an interface driver in the FPGA to control the timing and complex switching of
the control lines which interface with the NAND ﬂash devices. The system must also
contain a component that sends the required amount of data to each bus at the right
time in order to maintain the data rate. The VHDL design can then be split into ﬁve
main parts - a data interleaver/de-interleaver and four interface controllers. In further
discussions, these components will be referred to as the data router and bus controllers,
respectively. The block diagram shown in Figure 4.3 shows the proposed system structure.
4.2.1 Data Router
The purpose of the data router is to control the interleaving/de-interleaving of data during
write and read sequences, and also to control the whole of the erase sequence. The data
router must be able to send commands to the appropriate bus controllers before the data
stream is routed. This will enable the execution of necessary setup cycles that NAND
ﬂash devices need, before the data arrives for a write sequence or before the data is to
read and routed back for a read sequence.
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Figure 4.3: Main Design Block Diagram
The data router must also have access to the amount of bad blocks on each individual
device. The addresses of the bad blocks are not of importance but the amount of bad
blocks will aid the data router to be able to perform the following tasks:
• choose the correct bus to route the data to or receive data from so that all the
available memory is used. The data rate can still be achieved with only 2 buses,
provided the minimum number of devices are available, and that these devices have
free blocks to which the data can be written. Keeping a track of available blocks on
each bus will therefore enable a greater amount of memory to be accessed.
• calculate if there is enough devices with available blocks to maintain the data rate.
There must be a certain amount of devices with blocks available to maintain the
data rate. If a write sequence continues without enough devices available, data will
be lost while trying to write to a device which is still in a busy state which followed
the previous write to that device.
• report the number of bad blocks to the OBC or ground station for analysis.
• switch a bus oﬀ if it is not functioning correctly. This can be done simply by making
the amount of bad blocks on each device on that bus equal to the total number of
blocks on the device. To the data router, it would seem that there are no available
blocks on any of the devices on that particular bus, which means that it would
bypass it on read, write and erase sequences.
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The data router is the main interface between the MMU and the OBC. Therefore, there
should be a command handling mechanism and command structure within the VHDL
design, as is discussed in detail in the following chapter. Figure 4.4 shows the proposed
structure for the data router.
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BAD BLOCK
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MACHINE
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MACHINE
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 COMMAND
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 BUS
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 COMMAND IN/
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DATA OUT/
 DATA_CLK OUT
DATA IN/
 DATA_CLK IN
Figure 4.4: Data Router Block Diagram
4.2.2 Bus Controller
The bus controller will be responsible for controlling all the interface operations to the
NAND ﬂash devices. A separate bad block table will be situated in each bus controller
and will be accessed during read, write and erase sequences in order to skip bad block
addresses during any of the operations. To increase reliability, it was decided to perform
error detection and correction on the data as it enters and leaves the bus controller, and
also on the bad block table as it is loaded into internal RAM. The main operations that
the bus controller must be able to perform are therefore:
• page program operation to write a page of data to a device.
• read a page of data from a device.
• erase a block from a device.
• reset all the devices on the bus.
• perform error detection and correction on data.
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• read the bad block table from a selected device and store it in the internal RAM of
the FPGA.
• read the bad block table from internal RAM of the FPGA and store it in the selected
device.
• generate addresses while skipping bad blocks.
Accordingly the bus controller can be split into three main components, namely the in-
terface control unit, bad block table unit and error detection and correction unit. Figure
4.5 shows the proposed format for the bus controller.
ERROR
DETECTION AND
CORRECTION
UNIT
BAD BLOCK TABLE
UNIT
INTERFACE
 CONTROL UNIT
DATA
(DATA ROUTER) DATA
(NAND DEVICES)
COMMAND
(DATA ROUTER)
CONTROL
(NAND DEVICES)
Figure 4.5: Bus Controller Block Diagram
In the following paragraphs, each of these components will be discussed in turn.
4.2.2.1 Bad Block Table Unit
The bad block table situated in each bus controller consists of 128 locations for each of
the four connected devices’ bad block addresses. The bad block addresses have to be
accessed for every operation, but only during an erase sequence will the table to updated
with any new bad blocks. For incremental addressing, starting at block 1 and working up
though the device, it will be necessary for the bad blocks in the table to be ordered from
the lowest block address to highest block address. This means that in order to access the
next bad block address, one simply has to retrieve the value of the next location from the
bad block table.
To store any new bad block addresses during an erase sequence, a section of the FPGA
internal RAM must be used to hold this address before it can be placed at the correct
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position in the table. It was decided to split the RAM into two sections for each device,
one section for the present bad blocks (normal area) and another section for bad blocks
that occur during an erase sequence (spare area). The new bad blocks found during an
erase have to be placed in the spare area because reordering of the normal area every time
a new bad block occurs would dramatically slow down the whole erase sequence. Once
the erase sequence is ﬁnished, the new bad blocks in the spare area can be added to the
present bad blocks in the normal area, followed by a reordering of the normal area to put
the addresses in ascending numerical order. This reordering is done during the process
where the table is stored back in ﬂash memory.
The normal area of each device will contain 100 locations for present bad blocks, while
the spare area will contain 28 locations for any new bad blocks that occur during an erase
sequence. Pointers will be used to store the current position in both the normal and spare
areas. Oﬀsets will be used to access bad blocks of the diﬀerent devices contained within
the table. The proposed format for the the bad block table is shown in Figure 4.6.
00H
80H
64H
E4H
100H
DEVICE 1
CURRENT BAD BLOCKS
DEVICE 2
CURRENT BAD BLOCKS
DEVICE 3
CURRENT BAD BLOCKS
DEVICE 4
CURRENT BAD BLOCKS
164H
180H
1E4H
200H
pointer_na1
pointer_na2
pointer_na3
pointer_na4
NEW BAD BLOCKS
NEW BAD BLOCKS
NEW BAD BLOCKS
NEW BAD BLOCKS
pointer_sa1
pointer_sa2
pointer_sa3
pointer_sa4
Figure 4.6: Bad Block Table Format
A block address is 12 bits wide for a device with 4096 blocks. As 16-bit devices were
chosen for this design, 16 bits will be used to store the bad block address. The extra 4
Stellenbosch University http://scholar.sun.ac.za
Chapter 4 System Design Overview 45
bits will be used for status information about the block. These 4 bits state whether the
block is in the normal area or in the spare area of the bad block table. A total of 2048
bytes is then required to store the whole table. This ﬁts comfortably into a single page,
with enough space left for error checking and correction (ECC) bytes.
Bad Block Table Access and Control
In addition to the bus controller, the entire bad block table is also to be stored at block
1 on every device on a bus. This is because block 1 of every device is guaranteed to be a
valid block [8]. This enables multiple copies of the bad block table to be present, which
increases system reliability. The operations that require access to the bad block table are:
loading the table from a NAND ﬂash device, storing the table into a NAND ﬂash device,
and address generation for bad block skipping. The bad block table unit can be split into
four diﬀerent sections as shown in Figure 4.7.
TABLE CONTAINING
 BAD BLOCK ADDRESSES
LOAD TABLE STATE
MACHINE
ADDRESS
GENERATION
STORE AND REORDER
STATE MACHINE
DATA
(ECC GENERATOR)
DATA
(ERROR CORRECTION)
ADDRESS
(INTERFACE STATE MACHINES)
GENERATE NEXT ADDRESS
(INTERFACE STATE MACHINES)
Figure 4.7: Bad Block Table Block Diagram
The load operation simply retrieves the bad block addresses from the interface control
unit and stores them directly in the internal RAM.
The store operation is slightly more complex, as this is where the reordering of the bad
block addresses is implemented. The store operation must compare the block addresses
of the normal area to the block addresses of the spare area of the bad block table before
sending the lower addresses to be stored in ﬂash. This will enable the bad block table to
be reordered sequentially from lowest block to highest.
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The address generation operation creates incremental addresses starting at block 1
of device 1. The generated address is compared to the block address read from the bad
block table and skipped if it is the same as the bad block address.
The next component in the bus controller structure shown in Figure 4.5, is the interface
control unit. Its functionality will be discussed next.
4.2.2.2 NAND Flash Interface Control
The interface control unit is implemented as a number of state machines which setup the
correct command and address cycles for interfacing with the NAND ﬂash devices. Due to
the fact the write, read, erase and device reset operations all require a diﬀerent number of
command and address cycles, it was decided to create a separate state machine for each
operation. Each state machine would then control the exact sequence of commands and
addresses needed for that operation.
As the state machines need to have access to the NAND control and data lines, a mul-
tiplexer was implemented to connect the appropriate state machine to these lines. A
controller was added to receive commands from the data router and to signal the acti-
vation of the appropriate state machine for the intended operation. The controller also
controls the multiplexer switching.
The I/O lines for data transfer to and from the NAND ﬂash devices are bidirectional. It
is therefore necessary to set these lines to a high impedance state when reading data back
from the device. To do this a bidirectional buﬀer is required. The read state machine
requires the use of the I/O lines in both directions, ﬁrstly, for sending out the read com-
mand and the page/block address, and secondly for reading data back. The read state
machine has control of the bidirectional buﬀer as it is the only state machine that requires
the high impedance state of the I/O lines. The block diagram of the proposed interface
control is shown in Figure 4.8.
The ﬁnal component in the bus controller unit, the error detection and correction unit,
will be discussed next.
4.2.2.3 EDAC
The need for error detection and correction (EDAC) arose from the fact that NAND ﬂash
devices are prone to single bit errors during writing and reading (Section 3.2.3). Soft
errors occur at a rate of 10−10 or about 1 bit per 10 billion bits programmed [15]. Due to
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Figure 4.8: Interface Control Block Diagram
this low probability, single bit correcting Hamming code is suﬃcient for NAND ﬂash.
The recommended Hamming code from the major NAND ﬂash suppliers is a 22-bit code
word for every 256 bytes. The code words can be stored in the ﬂash spare area of a
page after the data has been stored. For a 2048 byte page, 12 bytes in the spare area
are needed. The code words are ﬁrstly created on a page during a write sequence, and
then stored in ﬂash. The same algorithm is then used to create another code word while
the same page is being read from ﬂash. The two code words are then compared and
any errors are detected. In the case of a single bit ﬂip, the error can be corrected. This
method will not eﬀect the write data rate as the extra bytes can be stored after the page
of data is written and the data stream has been routed to another bus. The read time
will be however aﬀected slightly because the data has to be stored before the code words
can be compared and errors corrected. The EDAC system therefore requires a code word
generator, a code word comparison unit, a FIFO (to store the page of data) and a error
correction unit. Figure 4.9 shows the proposed EDAC system.
ECC
GENERATION
ECC
COMPARISON
ECC
CORRECTION FIFO
 DATA
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DATA
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 (INTERFACE STATE
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 DATA
(DATA ROUTER)
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(BAD BLOCK
TABLE)
Figure 4.9: EDAC Block Diagram
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4.2.3 Summary
As the present chapter has presented an overview of the VHDL design, the next step
would be to look at the detailed implementation of the proposed functionality.
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Detailed System Design
In this chapter the VHDL and the mass memory demonstration board designs are given
in detail. The VHDL components are described individually and the more complex com-
ponents are described through the use of ﬂow charts. Following this is the PCB design of
the mass memory demonstration board, which ranges from component selection to board
layout and routing. The chapter ﬁnishes with a discussion of simultaneous read and write
functionality which was added to the design at a later stage.
5.1 Design Changes
The design and manufacture of a mass memory board is intended only as a demonstration
of how NAND ﬂash devices can be used for a MMU. It was therefore decided that the
Samsung K9F1208U0A device would be used, as it would show the same design func-
tionality as the high capacity devices but at a lower cost to the project. The fact that
a stock of Samsung K9F1208U0A devices were already available in the laboratory, was
another reason to choose it over the higher density devices. The Samsung K9F1208U0A
NAND ﬂash device has a capacity of 64 MB, with 8-bit I/O lines. Since an 8-bit device
is to be used instead of a 16-bit one, the proposed data rate speciﬁcation will be halved.
Additionally, the capacity speciﬁcation will be reduced by a factor of 8 because the chosen
device size is 64MB compared to 512MB used in the initial estimate. The size of the page
register is 528 bytes.
The new speciﬁcations for the design are therefore:
• Data Rate - 8MB/s
• Capacity - 1GB
The amount of devices needed to sustain the data rate of 8MB/s using Samsung K9F1208U0A
49
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devices with tPROG = 500µs and a write cycle time of 120 ns, is as follows:
Number of Devices = 1 +
500µs
(120ns× 518) = 11 devices (5.1)
It was decided to split the memory into 5 sections, with each section used to store a
separate image. An image will be 13000 blocks in size. The sections are made slightly
larger than an image, so that the extra blocks can be used to replace any bad blocks that
might occur.
5.2 VHDL Design Detail
A state machine design methodology was used for the VHDL design on the mass memory
board, as this approach allows a structured design to be implemented. State machines
also allow the VHDL code to be easily expanded, as new functionality can be added by
simply adding a new state. Another advantage is that state machines allow debugging to
be done eﬃciently, as a fault can be can be easily isolated to a single state.
As mention in Section 3.1.7, VHDL is a hardware descriptive language that supports a
modular approach. Individual components can be designed and simulated before being
integrated into the ﬁnal design. The following sections describe each individual VHDL
component in detail.
5.2.1 Bus Controller
As illustrated in Figure 4.5, the bus controller is the high level component name for the
connection of the interface control unit, the bad block table unit and the EDAC unit.
5.2.1.1 Interface Control Unit
The four main interface operations are to write a page, read a page, erase a block and reset
the device. The operations each require diﬀerent command and address cycles, therefore
a separate state machine was used for each operation in order to reduce complexity.
The maximum write/read cycle time (relaxed value) given in [8] is 60ns. To compensate
for propagation delays and delayed rise times and fall times due to capacitive loading,
an 80ns cycle time was implemented as the maximum write/read cycle time. A 25MHz
clock was then required to drive the interface state machines so that the data hold and
setup times were both 40ns. This write cycle time gives a maximum write data rate of
11.92MB/s. Due to ECC the maximum read data rate was restricted to 7.95MB/s, a
120ns cycle time.
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Page Program State Machine
The page program state machine writes 518 bytes (512 data bytes + 6 ECC bytes) to
ﬂash memory. The input data stream is sent through from the data router. The page
address, block address and the selected device are supplied by the address generator in
the bad block table unit. Once the address is latched in the write state machine, a signal
addr get is sent to the address generator so that the next valid address and device can
be found. The state machine does not wait for the ready/busy (rdy/by) line of the active
ﬂash device to signal the completion of a program operation. Instead it returns to the
start state and waits for another command. This is done to allow another device to be
written to on the same bus while the previous device is still busy programming.
The page program state machine also writes the bad block table to ﬂash, where it is
stored in all the NAND ﬂash devices on the bus at page addresses 0 and 1 of block 0.
Two separate commands from the controller can start the page program state machine,
one for a normal page write and one for a bad block table write.
When the page program state machine is ﬁrst activated, the address is latched and the
chip select of the NAND ﬂash device to be programmed is pulled low. The 80H command
is then written to the device followed by 4 address cycles. The ﬁrst address cycle selects
the column address and the next 3 cycles set the page and block address. The state
machine then waits for the data to be routed through from the data router via the ECC
generator of the EDAC, before it is written to the device. The 10H command is sent to
the ﬂash device once all 518 bytes of data have been transferred to the page register. The
state machine then returns to its start state awaiting the next command.
Read State Machine
The main function of the read state machine is to read 518 bytes (512+6 ECC bytes)
from ﬂash memory and send them to the data router. The address is supplied by the bad
block table unit. Once the address is latched, a signal addr gen is sent to the address
generator so that the next valid address can be generated. Another function of the read
state machine is to read the bad block table from ﬂash and send it to the internal FPGA
RAM bad block table. The ﬁnal functionality required of the read state machine is to
read the status register after an erase operation by the erase state machine. The value of
the status register shows whether a block is good or has become bad. Three commands
from the controller can be used to start the read state machine: one for a normal page
read, one for a bad block table read, and one for a status register read.
When the read state machine is activated, it selects the target ﬂash device by pulling the
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chip select of that device low. The command 00H is sent to the ﬂash device to activate
a read operation. This is followed by 4 address cycles for the column, page, and block
addresses. The device then goes into a busy state as the data is retrieved from internal
memory and transferred to the page register. Finally, the read state machine reads out
the 518 bytes from the page register and sends it to the error detection unit of the EDAC,
after which it is transferred to the data router.
The read state machine also reads the value of the status register after an erase operation.
This achieved by sending the 70H command to the ﬂash device which has just ﬁnished
an erase operation and reading one byte from the device by toggling the read enable pin.
The byte from the status register is then checked to see if a bad block has occurred. If bit
0 is a ’1’ then the block has failed during the erase operation. The block address is then
sent to the bad block table unit to be stored in the spare area of the bad block table.
Erase State Machine
The main function of the erase state machine is to erase a single block of data. Block
addresses are supplied by the address generator in the bad block table unit. The erase
state machine also erases the bad block table stored in ﬂash. The bad block table is stored
in block 0 of all the devices on the bus. Two commands from the controller can be used
to start the erase state machine, one to erase a normal block of data and one to erase the
bad block table.
When the erase state machine is activated by the controller, the chip select of the target
ﬂash device is ﬁrst pulled low. The command 60H is then written to the ﬂash device and
is followed by 3 address cycles. The 3 address cycles are for the block address of the block
to be erased. The command D0H then follows to initiate the erase process within the
ﬂash device. The erase state machine waits for the rdy/by line to go low (busy) and then
return to a high (ready) before returning to its start state.
Reset State Machine
The reset state machine resets all the NAND ﬂash devices which are connected to that
particular bus. The command FFH is written to all the ﬂash devices, after which the
state machine waits for the rdy/by line to go low (busy) and return high (ready) before
returning to its idle state.
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Controller and Multiplexer
The controller for the interface state machines simply receives commands from the data
router for the required operation and sends a command to the appropriate state machine.
The controller sends a load signal (load) to the bad block table unit if the table is to be
read from ﬂash, and a store command (store) if the table is to be written to ﬂash. For an
erase operation the controller sends a command to the erase state machine and waits until
it is ﬁnished before sending a read status register command to the read state machine.
The controller also changes the select lines to the multiplexer in order for the control and
data lines to be available to the currently operating state machine.
5.2.1.2 Bad Block Table Unit
The bad block table unit consists of the bad block table, a state machine which generates
valid addresses by skipping bad blocks, a state machine which loads the block addresses
into the table and a state machine which reads and reorders the bad block addresses from
the table. The 16-bit address that is stored in the table is made up of 12 bits for the
address of the bad block and 4 bits for status information. The 4 status bits mark the
address as either an empty location in the normal area (0111), an empty location in the
spare area (1111) or a proper bad block address (0000) which can be located in either
area.
Load Table
The load table state machine receives the bad block addresses from the error correction
unit of the EDAC after they had been read from ﬂash, and writes them to the bad block
table in the internal RAM of the FPGA. The state machine starts at RAM address 0 and
writes the bad block addresses to each RAM location sequentially.
The load table state machine also deals with any new bad blocks that have occurred
during an erase operation. The address of the bad block, including the device number, is
sent from the read state machine in the interface control unit and is then stored in the
spare area of the particular device’s section of the bad block table.
Address Generation
Valid addresses for the write, read and erase state machines are generated in the address
generator state machine. A page, block and device address is generated for the read and
write state machines, and a block and device address is generated for the erase state
machine. After the previous operation has ﬁnished, the page address of each device is
incremented by 1 for a write and read operation, and the block address is incremented
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by 1 for an erase operation. The start address for a write or read operation on image
section 1 is page 0 of block 1 on device 1. Block 0 on device 1 is reserved for the bad
block table. The second, third, and fourth addresses are page 0 of block 1 on device 2, 3,
and 4 respectively and the ﬁfth address is page 1 of block 1 on device 1.
The veriﬁcation process of the newly generated address is as follows: The bad block
address at the present pointer location is read from the normal area (see Figure 4.6) of
the bad block table and is compared with the new address. If the addresses match, a
new address is generated (block address incremented by 1), the next bad block address
is read from the bad block table (pointer incremented by 1) and the two addresses are
again compared. This process continues until a valid address has been generated. If one
device has no available blocks left, the next device in line is selected and checked for an
available block. When all devices have no available blocks left, the state machine returns
to the start state. The ﬂow diagram for the address generation state machine is shown in
Figure 5.1.
Table Store and Update
The table store state machine reads the bad block addresses from the bad block table
in RAM, reorders them from lowest address to highest address for each device and then
sends them to the interface state machines via the error generator of the EDAC unit to be
stored into ﬂash. The reordering is achieved by reading the ﬁrst address in the spare area
and the ﬁrst address in the normal area, comparing the two addresses and sending the
lower address to the EDAC unit. The second address in the area from which an address
was sent out is then read and compared with the ﬁrst address of the other area, and again
the lowest address is sent out. This continues until all bad block addresses have been sent
out for this particular device and empty addresses are then sent to ﬁll up the rest of the
128 locations. 7FFFH and FFFFH are sent as empty addresses for the normal and spare
areas repectively. This process is repeated for all four device bad block tables until the
full bad block table is stored in ﬂash. The ﬂow diagram for the store state machine is
shown in Figure 5.2.
5.2.1.3 EDAC
As discussed in Section 3.2.3, a Hamming algorithm was chosen to implement error correc-
tion, due to the low error rate present in the system. The error detection and correction
unit can detect and correct one bit out of every 256 bytes [9]. To do this, an 11-bit code
word is produced for every 256 bytes, which means that two code words are produced for
every page. The following paragraphs describe each component of the EDAC in turn.
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Figure 5.1: Bad Block Table - Address Generation Flow Diagram
Error Code Generation
The error code generator produces the error codes for data, which is received from either
the data router or the bad block table unit, and is to be stored in ﬂash. The data is
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Figure 5.2: Bad Block Table - Update and Store
latched and then routed to the interface control unit without aﬀecting the data rate. The
two code words generated from one page of data are sent to the interface control unit
after the last byte of data for that page has been sent.
Stellenbosch University http://scholar.sun.ac.za
Chapter 5 Detailed System Design 57
Error Detection
After a page of data has been read from ﬂash it is passed to the error detection component.
The same Hamming algorithm as used in the error code generator is then applied to the
page of data and another two code words are produced. The new code words and the
previously generated code words are then compared. The following results are possible
after the XOR comparison:
• all bits at ‘0’ - no errors to report.
• 11 bits at ‘1’ - a 1-bit correctable error.
• only 1 bit at a ‘1’ - an error in the code word.
• random data - a non-correctable error.
Next, the error detection component sends out two 11-bit addresses and a status ﬂag to
the error correction component. The two 11 bit addresses refer to the byte and bit address
of any bit that is ﬂipped, while the status ﬂag is set if an error occurred.
FIFO
The FIFO is a 512 byte ﬁrst-in-ﬁrst-out register to temporarily hold a page of data while
the error detection unit detects any errors contained in the data. The error correction
component accesses the data exiting from the FIFO.
Error Correction
The error correction component corrects any 1-bit errors contained within either of the
256 bytes of data in a page. The error correction component state machine stays idle until
the two 11-bit addresses and status ﬂags are received from the error detection component.
It’s function is then to read the data out of the FIFO a byte at a time and route it either
to the data router (normal page read) or to the bad block table (bad block table read). If
the status ﬂags indicate any 1-bit errors on either of the 256 bytes then these errors are
corrected by using the byte and bit address sent from the error detection component. The
ﬂag read bytes controlled by the data router, signals when the data is to be sent through
to the data router. The data remains in the FIFO until this ﬂag is set to ’1’.
5.2.2 Data Router
The data router component routes data to and from the selected buses and also controls
the erase operation. The data router consists of one main state machine for bad block
counting and bus selecting, and three smaller state machines for controlling the operation
of the write, read and erase operations respectively.
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5.2.2.1 Bad Block Counter
The ﬂow diagram for the counting of bad blocks for each device is shown in Figure 5.3. In
order to maximise the available space left in the total cumulative ﬂash memory during any
operation, the amount of bad blocks on each device must be known by the data router.
To do this, the number of available blocks on each device is stored in internal registers
of the FPGA. During the initial loading of the bad block table into internal RAM, it is
also routed through the data router where the amount of bad blocks on each device are
counted. If the last four bits of an address contain all 0’s then that address is counted as
a bad block, otherwise it is an empty address in the normal area or spare area of the bad
block table. After the 28 empty addresses of the spare area are read, with the last four
bits all 1’s, the data router moves on to the next device.
The registers containing the number of bad blocks on each bus can be accessed by the
OBC so that an accurate status of the available memory can be found.
5.2.2.2 Data Rate Calculation
In order to calculate if the data rate is sustainable, the available block registers have to
be accessed. If 11 devices have blocks available, then the data rate can still be sustained.
However, if fewer than 11 devices have available blocks, the data rate requirements can
not be met and the main data router state machine returns to an idle state, signalling the
end of memory available in that section. The ﬂow diagram for the data rate calculation
is shown in Figure 5.4.
5.2.2.3 Bus Select
The bus select part of the main data router state machine chooses which bus is next in
line for the current read, write, or erase operation. At the start of a sequence, a full
image read/write/erase, if all buses are functional, the bus select algorithm simply cy-
cles through each bus in turn. At the end of a sequence, when devices on one or more
buses have no available blocks, the bus select algorithm selects the next bus with available
blocks, provided it is not the bus currently active. If a bus has been deactivated, available
blocks for all devices equal zero, which means it will be skipped by the bus select algorithm.
The bus select part of the main data router state machine ﬁnds the next bus to be accessed
in the sequence when one of the get next bus ﬂags have been set by either the write, read
or erase routing state machine. The appropriate command is then sent to the selected
bus controller. This command is sent only a few clock cycles after the data has begun to
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Figure 5.3: Data Router - Count Bad Blocks Flow Diagram
be routed to the previously selected bus, enabling the command and address setup cycles
to be completed on the destination ﬂash device long before the data arrives.
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Figure 5.4: Data Router - Data Rate Calculation
The bus select algorithm is the same for the image write, read and erase operations, which
means that the same blocks are written, read, and erased. After 32 pages have been either
routed to or routed from all the devices in a particular sequence for an image read or write
operation, the available block registers are decreased by 1 for each device used. If the
current operation is an image erase, the number of available blocks is decreased at the
end of each sequence, as a whole block is erased at a time. The ﬂow diagrams showing
the bus select algorithm are shown in Figure 5.5.
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Figure 5.5: Data Router - Bus Select Flow Diagram
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5.2.2.4 Read, Write and Erase Routing Control
Write Routing State Machine
The write routing state machine is used to latch the incoming data and then to send it
out to the bus selected by the bus select algorithm. When 512 bytes have been sent to one
bus, a ﬂag get next bus wr is set. This causes the bus select state machine to switch the
current bus to the next bus in the sequence and the data to be routed to this bus. The
data continues to be routed until the start write ﬂag is set to ‘0’ when the image write
operation is complete, or the data rate can no longer be sustained. This ﬂag is controlled
by the main data router state machine.
Read Routing State Machine
The read routing state machine routes data from the separate buses into a single output
data stream. A ﬂag read bytes is set to ‘1’ to signal to active bus to start sending the data
to the data router. When 512 bytes have been read, the get next bus rd ﬂag is set so that
the bus select part of the main state machine can change to the next bus in the sequence.
The read start ﬂag, controlled by the main router state machine, signals when an image
read operation is complete and the read state machine can return to an idle state.
Erase Routing State Machine
The erase routing state machine sets the get next bus er ﬂag when the next block is to
be erased and waits for the read status byte to be returned. Once this byte is returned
the next block is signalled to be erased. The start erase ﬂag controller set by the main
router state machine, activates and terminates the erase routing state machine.
5.2.3 Device Deactivation
If a device has been found to be faulty by the OBC or any monitoring system, a command
can be sent to the data router to prevent that particular device from being accessed. This
is achieved by setting the register which contains the amount of blocks available on that
device to zero, which will cause the data router to skip that device.
If a device is deactivated, the sectioning of the total ﬂash memory area is changed so that
size of an image section stays the same. If only one device is disabled, the section bound-
aries change so that the memory area contains four whole sections of 13104 blocks and one
partial section of 9009 blocks. This means that four whole images can be stored, which
is better than ﬁve partial images, as would have been the case, had the sectioning not
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be resized. This enables the memory unit to still be fully functional at a reduced capacity.
A register dev status is used to store the status of all the devices. This register is set
in the data router when the command to deactivate/activate a device is received. The
register is accessed by the bus controllers, in order to adjust the addressing for the image
section boundaries accordingly. These section boundaries are used by the data router
to count the number of bad blocks in the current image section. Therefore, the section
adjustments have to take place when the load bad block command is received, before the
bad block table is routed through to the data router.
A maximum of ﬁve devices can be deactivated before the data rate can no longer be sus-
tained. Table 5.1 shows the number of 13104 image sections and the amount of blocks left
in the subsequent partial image section when a number of devices have been deactivated.
Table 5.1: Section Sizing with Defective Devices
Number of Number of Partial
Defective Devices 13104 Sections Section Size
0 5 -
1 4 9009
2 4 4914
3 4 819
4 3 9928
5 3 5733
By dynamically adjusting the ﬂash memory sectioning, it is therefore possible to keep the
system working as well as it possibly could, in the case of multiple device failures.
5.2.4 Testing and PC Interface
To test the functionality of the system design at the high data transfer rates, A test
generator, UART and FIFO were added to the design.
Test Generator
The function of the test generator is to generate test patterns at the required testing data
rate. These test vectors are then sent directly to the data router in order to check for
correct system functionality, the test patterns were changed throughout the development
process
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UART and FIFO
A UART of baud rate 57600 was implemented for serial data transfer between the test
board and a personal computer (PC). A 4096 byte FIFO was included to store 8 pages of
data before it is sent out through the UART to the PC. This enabled the full bad block
table to be sent without slowing down the read cycle time. The component conﬁguration
for the test generation and PC interface control is shown in Figure 5.6.
DATA ROUTERTESTGENERATORFIFOUARTPC
BUS CONTROLLERS
TEST GENERATION AND PC INTERFACE
Figure 5.6: Test Generator and PC Interface
5.2.5 Command Structure
A command structure was implemented for controlling the demonstration board exter-
nally. The process is as follows: The commands are sent from the serial port of the PC
through to the UART of the system, after which the command registers of the data router
and test generator latch the command from the UART. Each command consists of one
byte and are listed next:
Board Wide Reset: This command resets all the state machines included in the design
in order to return them to a good known state. Another way to do this, is to use
the switch on the test board.
Write Image Operation: This command starts a write image operation, and has to
follow a bad block table load operation. A whole section of the memory is written
to with data generated by the test generator.
Read Image Operation: This command starts a read image operation, and has to
follow a bad block table load operation. A whole section of the memory is read and
is sent through to the UART.
Erase Image Operation: This command starts an erase image operation, and has to
follow a bad block table load operation. A whole section of the memory is erased.
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Bad Block Table Load Section n: This command loads the bad block table into in-
ternal RAM and sets the memory section address boundaries to section n.
Device n on/oﬀ: This command deactivates/activates device n and the section bound-
aries are subsequently updated, after the bad block table load operation has taken
place.
Bad Blocks bus n: This command sends out the number of bad blocks on each device
of the selected bus, via the UART. It has to follow a bad block table load operation.
NAND Flash Reset: This command resets all the NAND ﬂash devices on the board.
Table 5.2 shows a list of all the available command codes.
Table 5.2: List of Commands
Command Function
00H Board Wide Reset
02H Start a write operation
03H Start a read operation
04H Start an erase operation
05H Store BB table in ﬂash
06H Erase BB table from ﬂash
09H Load BB table for section 1
0AH Load BB table for section 2
0BH Load BB table for section 3
0CH Load BB table for section 4
0DH Load BB table for section 5
14H Read bad block count for bus 0
15H Read bad block count for bus 1
16H Read bad block count for bus 2
17H Read bad block count for bus 3
20H - 2FH Deactive/Activate Device 1 - 16
FFH Device Reset
5.3 Printed Circuit Board Design - Schematics and
Layout
A printed circuit board (PCB) was designed and developed to illustrate the actual physical
working of the design, instead of relying only on the VHDL simulations for verifying
Stellenbosch University http://scholar.sun.ac.za
Chapter 5 Detailed System Design 66
correct system functionality. The main PCB components are described in detail in the
following sections, while the PCB schematics can be found in Appendix B.
5.3.1 FPGA and Conﬁguration
The design blocks described in the previous sections are all VHDL components imple-
mentable on an FPGA. It was decided to use the Cyclone family of FPGA’s, speciﬁcally
the EP1C12Q240C8 device, as this was recommended by the Quartus II development
software. This recommendation resulted from the compilation of the full design, which
gave a true reﬂection of the amount of LE’s, user I/O pins and internal RAM needed in
the FPGA for the design to ﬁt. The size of the selected FPGA is such that future modi-
ﬁcations or expansions would be possible. Another advantage is that this device does not
require any external components apart from decoupling capacitors for the power supply
pins.
The Cyclone FPGA is an SRAM-based device and requires conﬁguration data to be
reloaded at each power-up sequence. Two conﬁguration schemes were used in this design,
namely active serial mode and JTAG programming mode. Figure 5.7 shows how the two
conﬁguration schemes are connected to the FPGA.
For active serial programming, a serial conﬁguration device is required. This enables the
conﬁguration data to be stored and downloaded to the FPGA during the power cycle.
The EPCS4 conﬁguration device was selected as it has a capacity of 4Mbits and was
recommended for use with the selected FPGA. This device is also packaged in a small
8-pin SOIC package, which contributes to area saving on the PCB. There are four signals
on the serial conﬁguration device that interface directly with the Cyclone device’s control
signals. The serial conﬁguration device signals DATA, DCLK, ASDI and nCS interface
with DATAO, DCLK, ADSO and nCSO control signals on the Cyclone device, respec-
tively. The conﬁguration device is programmed via the Altera ByteBlaster II download
cable, which is controlled by the Quartus II development software.
The serial conﬁguration works as follows: The FPGA acts as the conﬁguration master
and provides the clock signal to the serial conﬁguration device. Firstly, the FPGA device
enables the serial conﬁguration device by pulling the nCS signal low via the nCSO sig-
nal. Subsequently, the FPGA sends instructions and addresses to the serial conﬁguration
device via the ASDO signal. The serial conﬁguration device responds to this by sending
the conﬁguration data to the FPGA’s DATAO pin on the falling edge of DCLK. Finally,
the data is latched into the FPGA on the DCLK signal’s rising edge.
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Figure 5.7: FPGA Conﬁguration
The other method for conﬁguring the Cyclone FPGA is the JTAG programming mode.
The FPGA contains a dedicated set of JTAG control lines. These lines are brought to a
10-pin IDC header with pins compatible with the Altera ByteBlaster II download cable,
which is used to download a new conﬁguration directly to the FPGA through the JTAG
port. Conﬁguration data loaded by the JTAG port is only available until the power is
removed. This means conﬁguration data must then be reloaded at the next power-up.
The I/O lines of the FPGA are used for the following purposes:
NAND ﬂash control and data lines - A set of control and data lines are needed for
each bus. Separate chip enable and ready/busy lines for each device on a bus are
also required.
Status LED’s - Five LED’s are to be used to signal the current status of the board.
External Interfacing and debugging - 24 I/O lines are connected to a 16-pin and
8-pin IDC header for external interfacing and for routing any debug signals from
the FPGA.
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5.3.2 NAND Flash Devices
16 NAND ﬂash devices were required to ﬁt onto the PCB. Four sets of data and control
lines from the FPGA were therefore used to split the devices into separate buses, each bus
containing four devices. Another requirement is for each device to contain its own chip
enable and ready/busy lines, so that each device on a bus can be selected individually and
each device’s status can be monitored. The ready/busy line is an open-drain driver. It
requires a pull-up resistor, Rp, connected to Vcc and a decoupling capacitor, CL, connected
to Gnd. A 1kΩ resistor and a 100pF capacitor were selected according to the Samsung
K9F1208U0A datasheet [8].
5.3.3 Power Supply
The FPGA requires two diﬀerent supply voltages: a 3.3V supply for the I/O pins, VIO,
and a 1.5V supply for the internal logic, VINT . Two linear voltage regulators, LM1086CT-
3.3 and 5203A-2 (ON) were used to generate the 3.3V and 1.5V respectively. In order to
allow current to only ﬂow in one direction a diode was inserted across the supply pins.
Additionally, a green LED was placed on the power supply terminal to indicate that the
supply voltage is present. Separate layers were used for the 3.3V supply and ground
planes. These are sandwiched between the top and bottom signal layers, while the 1.5V
supply to the FPGA is routed on the bottom signal layer. Figure 5.8 shows the PCB
layer structure.
Figure 5.8: PCB Layers
5.3.4 Decoupling
To facilitate power supply noise reduction and the fast internal and external transitions
required by the FPGA, decoupling capacitors were used. During high speed transitions,
decoupling capacitors provide an instant source of current the period before the power
supply can respond. 100nF decoupling capacitors, as recommended by Altera for Cyclone
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devices [2], were therefore placed on all VCC/GND and VINT/GND pairs on the FPGA,
and also on VCC/GND pairs for each NAND ﬂash device. Care was taken to place
these as close to the pins as possible, to minimize the area of the current loop produced.
The larger the area of the current loop the larger the inductance. The high frequency
impedance produced by this inductance adds to the other circuit-impedance elements and
reduces the eﬀectiveness of the power-supply decoupling.
5.3.5 LEDs and Test Points
Status LED’s and multiple test points were added to the PCB design for debugging
purposes. Test points were added to the control lines we, ale, cle and re for each bus.
The status LED’s are used for the following purposes:
• provision of a ‘heartbeat’ to show that the design is downloaded to the FPGA
correctly.
• indication if the board is in idle or busy state. If the data router main state machine
is in the idle state, the board is ready for the next command, otherwise it is busy
with another operation.
• indication whether a read, write, or erase operation is currently taking place.
Resistors were added in series with the LED’s for current limiting purposes.
5.3.6 Clk and Reset
The FPGA requires an external clock source to execute the synchronous design. An
80MHz oscillator was chosen as this clock source. To generate the required clock frequen-
cies of 25MHz and 50MHz required for the design, an internal PLL of the Cyclone FPGA
was used. A reset switch was also added to enable the internal state machines to be reset
either at power-up or in the event of the system falling into an unknown state during
development.
5.3.7 Device Placement and Routing
In order to keep the tracks lengths to a minimum it was decided to place eight NAND
ﬂash devices on the top and eight NAND ﬂash devices on the bottom of the PCB. As
the devices on the bottom are directly underneath the devices on the top, the tracks are
routed to the bottom layer through vias. The ﬂash devices were placed towards the edge of
the board to allow future expansion of more devices on each bus. Additionally, the choice
was made to place the FPGA at a 45 degree angle with the PCB edge. Not only does this
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reduce track lengths, it also avoids 90 degree corners, which introduce excess capacitance
and can cause a small change in characteristic impedance of the track. Figures 5.9 and
5.10 show the ﬁnal layout for the top and bottom of the PCB as completed in Protel 99
SE. The FPGA is shown in blue and the 16 NAND ﬂash devices are shown in red.
Figure 5.9: Device Layout and Routing Top
Figure 5.10: Device Layout Routing Bottom
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5.4 Read While Write
The possibility of the memory system reading and writing simultaneously was the last
problem to investigate. This was seen as a separate issue to the main MMU design.
5.4.1 Motivation
The need for the MMU to have this extra functionality arose from the fact that the images
could not be downloaded to the ground station while an image of a local area was being
taken. This function had also never been achieved in previous Sunsat MMU’s and would
increase the eﬃciency of the MMU and the satellite.
5.4.2 Design Solution
It was decided that the current system with the Samsung K9F1208U0A device would
make a simultaneous read/write implementation nearly impossible because 14 of the 16
devices could be busy at one time during an image write process. The other alternative
was to use a Samsung device with a 2112 Byte page register, the Samsung K9K2G16U0A.
This would mean that only six of the devices would be busy at one time during an image
write sequence and the other 10 would be idle. Equation 5.2 shows the number of busy
devices for a 2112 byte page register storing a 2048 byte page with 24 bytes for ECC.
Number of Devices Busy = 1 +
700µ
80n× 2072 = 6 devices (5.2)
As only six devices are needed to sustain the write data rate, the system could be split up
into two main areas, each controlling two buses with four devices. This would mean that
when one area is writing, the other area can support a read operation. The two areas
are completely independent of each other and variable read data rates are possible. The
proposed modiﬁcations to the main MMU design are shown in Figure 5.11.
The modiﬁed system contains two data routers. Each data router is controller by either
the four most or four least signiﬁcant bits of the command input lines. A multiplexer
was required to connect the output data lines to the data router executing the image read
operation, and the input data lines to the data router executing the image write sequence.
The main system VHDL code was also modiﬁed to deal with the increased page size. The
EDAC unit was the most aﬀected by the changes, as the FIFO had to be increased to
2048 bytes in size, and the ECC generator had to produce 24 ECC bytes for every page
instead of six bytes as before.
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BUS
CONTROLLER
BUS
CONTROLLER
BUS
CONTROLLER
BUS
CONTROLLER
DATA
ROUTER
FPGA
DATA IN
DATA
ROUTER
MUX
       NAND FLASH
       NAND FLASH
       NAND FLASH
       NAND FLASH
COMMAND
COMMAND(3-0)
COMMAND(4-7)
DATA OUT
Figure 5.11: Read-While-Write System Structure
It was also decided to divide each memory area into two image sections of 16376 and
16384 blocks respectively. As a result, four 4 complete images can be stored on the whole
system at any time. The new memory structure is shown in Figure 5.12.
IMAGE SECTION 1
IMAGE SECTION 2
16376
1 1
2047
32760 4095
TOTAL BLOCKS DEVICE BLOCKS
IMAGE SECTION 3
IMAGE SECTION 4
1
32760
16376 2047
1
4095
BUS 1 AND BUS 2
BUS 3 AND BUS 4
Figure 5.12: Read-While-Write Memory Structure
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Chapter 6
Simulations and Results
As the previous chapter described the design of the various VHDL components in the
system, this chapter starts by focusing on the simulation results of the VHDL components
and the fully integrated VHDL system. Finally, the integration of the VHDL design into
the demonstration printed circuit board is illustrated by the measured results.
6.1 VHDL Simulations
The correct functionality of the VHDL components can be simulated before they are
downloaded into the physical FPGA. This eases system development as signals hidden
to the PCB can be monitored within the simulator. Simulation software Modelsim SE
5.8c was used to simulate the design at various stages of development. All the simu-
lations shown in this chapter are gate-level timing simulations. Quartus II produces a
VHDL netlist ﬁle (VHO) and a standard delay format output ﬁle (SDO) for the design
and these ﬁles are imported into Modelsim to accurately simulate the gate-level timing
characteristics of the design.
6.2 NAND Flash Simulation Model
A simulation model for the Samsung K9F1208U0A NAND ﬂash device was downloaded
from the Samsung website [6]. This model was used to simulate the exact operation of
the NAND ﬂash devices. A VHDL testbench1 was written to attach the NAND ﬂash
models to the rest of the system. The ability to simulate the full design allowed any
small timing problems to be resolved quickly and provided an alternative source of timing
information aside from the data sheet. As the downloaded model consists of pre-compiled
ﬁles, access to the source ﬁles was not possible. The programming time tPROG, block
1VHDL program for simulations purposes only. It is used to create test stimulus for the design.
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erase time, tBERS and read transfer time tR, were all included in the model as generics,
which means the values of these delays could be altered within Modelsim to practical
values for simulation purposes.
6.2.1 Basic Operations
The three basic interface operations, write, read and erase, were the ﬁrst to be simulated
and checked for correct functionality. Figure 6.2 shows the write (top), read (middle)
and erase (bottom) simulations. For the write and read simulations, page 0 of block 1 on
device 0 of bus 0 is programmed and read consecutively. For the erase operation, block 1
on device 0 of bus 0 is erased.
Write : First the ce line of device 0 on bus 0 is pulled low before the commands 00H
and 80H are written to the device. The address is written next in four cycles: The ﬁrst
cycle is for the column address, which is always 00H to start at the ﬁrst byte on a page.
The second cycle is for the page (ﬁrst 5 bits) and the start of the block address (last 3
bits). The third cycle and the ﬁrst bit of the fourth cycle represent the rest of the block
address. Since block 1 is to be programmed, the ﬁrst bit of the block address is a ‘1’
giving 20H on the second address cycle. The data to be stored, in this case generated by
the test generator unit, is then written to the ﬂash device one byte at a time. Once all 512
data bytes and six ECC bytes have been written to the ﬂash device, the 10H command is
written to mark the end of the page and initiate the program operation. The rbb line of
device 0 is pulled low by the device itself to indicate that it is in a busy state. This line
then returns high when the program operation is complete.
Read: The ce pin of device 0 on bus 0 is pulled low and the command 00H is written to
the ﬂash device. The four address cycles follow, after which the device goes into a busy
state shown by rbb being pulled low. When rbb returns high, the data is read from the
ﬂash device one byte at a time by toggling the bus re pin. From the simulation it can
be seen that the data read out is the same data that was stored in the previous write
operation.
Erase: The ce pin of device 0 on bus 0 is pulled low and the command 60H is written to
the ﬂash device. The three address cycles follow for the block address, as the column and
page address not needed, after which command D0H is written to the device. The device
then goes into a busy state (rbb low) and then back to a ready state (rbb high) after a
period of tBERS (set to 200 ns for this simulation). Once the erase operation is complete
a read status register operation commences. This is initiated with a 70H command, after
which the data is accessed by toggling the re pin. The status register value seen in the
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simulation is C0H which indicates that the block is still good after the erase operation.
Figure 6.1: VHDL Simulation - Write, Read and Erase
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6.2.2 Bad Block Table
Next on the veriﬁcation agenda was the loading and storing of the bad block table. Fig-
ures 6.2 and 6.3 show the store and load simulations respectively. The load operation
involves all four buses reading the ﬁrst two pages from block 0 of device 0 and saving
them to the FPGA internal RAM, the store operation writes the bad block table from
internal RAM into ﬂash memory. If any new bad blocks have occurred during an erase
sequence, the bad block addresses are also reordered at this stage.
The test setup used for the store and load simulations is shown in Table 6.1. The present
bad block addresses represent the bad block addresses currently stored in the normal area
of the bad block table, and the new bad blocks addresses represent addresses of any new
bad blocks which have occurred during an erase sequence and are stored in the spare area
of the bad block table.
Table 6.1: Bad Block Addresses for Load and Store Simulations
BUS PRESENT BAD BLOCKS NEW BAD BLOCKS
ADDRESSES ADDRESSES
0 02H,05H 03H
1 02H,05H 01H,06H
2 02H,05H 06H
3 02H,05H 01H,03H
Store: The store command 05H on the command input lines together with the rising
edge of the command strobe input start the store sequence on all four buses. From the
simulation it can be seen that all bad block addresses on each bus are written to ﬂash in
numerical order and have been reordered correctly 2. The rest of the data to be stored
in ﬂash after all the bad block addresses are written, are blank normal area addresses
7FFFH, or blank spare area addresses FFFFH. Only the normal area is shown in the
simulation.
Load: The load simulation shows the bad block addresses being read from ﬂash mem-
ory. These bad block addresses are then stored in the internal RAM of the FPGA. The
addresses are also routed to the data router in order to make the amount of bad blocks
on each device on a bus known to the data router. Additionally, the bad block table is
sent out through the UART. It can be seen in the simulation that the addresses read out
2Addresses are 16 bits long, so 02H = 0002H when written to ﬂash.
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from the ﬂash devices are the same ones saved in the previous store operation.
Figure 6.2: VHDL Simulation - Store Command
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Figure 6.3: VHDL Simulation - Load Command
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6.2.3 Image Write Sequence
The simulation shown in Figure 6.4 is an image write sequence. It shows the ﬁrst 16 pages
of test data that were written to the ﬂash memory. The test data generated by the test
generator unit, starts at 00H and increments each next byte by one. Since each page is
512 bytes in size, 00H to FFH is stored twice on each page. The last six bytes stored are
the three ECC bytes for each half of the page. The blocks of high activity shown on we
and ios of each bus is where the data is actually written to the target ﬂash device.
The write cycle time in the simulation is 80ns. This gives a maximum write data rate
of 11.92MB/s, which the system can sustain without dropping or losing any data. The
zoomed in section shown at the bottom of Figure 6.4 shows the switch over from one
bus to the next. When bus 0 has written the last byte of test data to be placed in that
particular page, FFH, the next byte, 00H, is written to bus 1. Bus 0 continues to write
the 6 ECC bytes after the last byte of test data is written.
The 16 pages of data stored were written to 16 diﬀerent devices. This can be seen by
looking closely at the ce lines of each bus. The setup cycles for each page are executed
just after the start of writing of the previous page. This can be seen by looking at the ale
spikes on the simulation. These spikes indicate that an address is being written to the
ﬂash device.
After a device has been selected and a page of data has been written to that device, the
device goes into a busy state. The simulation shows that the ready/busy line, rbb, is low
for 200µs (typical value for tPROG) before returning high. During this period, ﬁve other
devices are accessed in the write sequence. If tPROG was set to 500µs (the maximum
value for tPROG) then 13 other devices would have been accessed in the write sequence
before the initial device had returned to a ready state. This shows that a minimum num-
ber of devices must be available to sustain the data rate.
The time it takes to write an image section is calculated below from the following param-
eters: image section size = 13104 blocks; pages in a block = 32 pages; write cycle time =
80ns; size of a page = 512 bytes; tPROG = 500µs; therefore,
Image Write Time = 13104× 32× (80ns× 512) + 500µs = 17.2 s (6.1)
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Figure 6.4: VHDL Simulation - Write Sequence
Stellenbosch University http://scholar.sun.ac.za
Chapter 6 Simulations and Results 81
6.2.4 Image Read Sequence
The simulation shown in Figure 6.5 is one of an image read sequence. It shows the ﬁrst
16 pages being read from the ﬂash memory device array and the complete output stream
data out0 that is built up from the individual pages. The test data read out is the same
test data that was written to the ﬂash in the previous simulation - 00H through to FFH
is stored twice on each page. The blocks of high activity in the simulation show a page
of data being read from the ﬂash memory, appearing on the re and ios lines.
The magniﬁed in section at the bottom of the simulation shows the complete output data
stream. The byte FFH is the end of one page of data and the byte 00H is the start of the
next page. From the smooth transition, it can be seen that there is no lost data or any
timing problems at this critical point. The read cycle time out of the ﬂash device is 80ns,
while the data is read out of the system at 120ns (as stated in Section 5.2.1.1). This gives
a maximum read data rate of 7.95MB/s.
The 16 pages of data were read from 16 diﬀerent devices. The pages are stored in their
respective EDAC FIFO until the data router signals them to be read. In order to always
have a page of data in the FIFO, ready to be read, the second page is read a few clock
cycles after the ﬁrst page.
The busy time for a read access tR is set to the maximum value of 12µs for the simulation.
The total time to read an image section can be calculated from the following parameters:
image section size = 13104 blocks; pages in a block = 32 pages; read cycle time = 120ns;
size of a page = 512 bytes; tR = 12µs; therefore,
Image Read Time = 12µs + 13104× 32× (120ns× 512) = 25.8 s (6.2)
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Figure 6.5: VHDL Simulation - Read Sequence
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6.2.5 Image Erase Sequence
Shown in Figure 6.6 is an image erase simulation. It shows the ﬁrst 16 blocks in the se-
quence being erased. The whole sequence erases the total amount of blocks in the image
section, i.e. 13104 blocks when all devices are fully functional.
The erase operation on each block consists of two separate operations, namely erase and
read status register. The next erase only starts once the previous erase has ﬁnished and
the status register has been read. As the erase sequence on the satellite is not time depen-
dent (it can done after an image has been read and downloaded to the ground station),
the system can erase one block at one time as opposed to all four buses erasing at the
same time. The erase sequence follows the same bus select algorithm as the image write
and read operations, which means the same blocks are erased that were written to.
The 16 blocks erased are located on 16 diﬀerent devices. The block erase time tBERS is
set to 2µs for the purposes of the simulation. If the erase time were the maximum value
of 3ms stated in the data sheet [8], the total time to erase a whole image section using
the maximum block erase value would be:
Image Erase Time = 13104× 3ms = 39.3 s (6.3)
6.2.6 Device Deactivation
The next simulation in Figure 6.7 shows a write sequence to image section 4 with all the
devices on bus 2 deactivated. Omitted from Figure 6.7 is the load command for section
4 (0CH) and the device deactivation commands. The magniﬁed section of the simulation
shows the start address for image section 4. The start address is C0H-99H-01H which
equals page 0 of block 3278, the start address of each device when one bus is deacti-
vated. As mentioned before, when a device is deactivated the image section boundaries
are changed for each device, this enables whole pictures to be stored in spite of a reduction
in the memory capacity.
The simulation shows that the deactivated bus 2 is skipped by the data router during the
image write sequence. It is also illustrated how the data rate is maintained with fewer
active devices.
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Figure 6.6: VHDL Simulation - Erase Sequence
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Figure 6.7: VHDL Simulation - Write Sequence with Bus 2 Deactivated
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6.2.7 Error Detection and Correction
The simulations shown in Figures 6.8 and 6.9 verify the correct functionality of the error
detection and correction unit. The simulations show a detection and correction of a bit
error during a bad block load operation.
Figure 6.8 shows the start of the bad block load operation. The bit error is contained
within the second byte read from ﬂash. The value read is 82H instead of 02H.
Figure 6.8: VHDL Simulation - Load Bad Block Table ECC Detection
In Figure 6.9 the last six bytes read out from the end of the bad block read operation are
59H, 55H, 9BH, 00H, 00H, and 03H. The ﬁrst three bytes represent the ECC code word
for the ﬁrst 256 bytes of the page and are used to ﬁnd the error and correct it. The output
data stream data out0 proves that the error has been corrected, as the second byte is now
02H.
Figure 6.9: VHDL Simulation - Load Bad Block Table ECC Correction
Stellenbosch University http://scholar.sun.ac.za
Chapter 6 Simulations and Results 87
6.3 Demonstration Board Testing and Results
After the full VHDL design had been simulated and veriﬁed while connected to the NAND
ﬂash models in the Modelsim environment, the demonstration PCB was built and tested.
The ﬁrst test when the blank PCB arrived was to check the power and ground nets for
short circuits. Next, the two voltage regulators and companion components were soldered
to the board and their output voltages were checked. The output from the two voltage
regulators was found to be incorrect and closer inspection found that there was a problem
with the footprint of the two regulators: The input pin and the output pin were the
wrong way around. After switching the pins back, the output voltages were checked to
be correct. Finally, the power supply LED was ﬁtted and veriﬁed to work properly.
Next to be ﬁtted to the board was the 240 pin Cyclone FPGA and the JTAG port. The
decoupling capacitors, reset switch, status LED’s and 80MHz oscillator were also added.
A small piece of VHDL code was written to check that the FPGA and JTAG conﬁgura-
tion port were working correctly. The small piece of code simply made one of the status
LED’s ﬂash on and oﬀ, to act as a so called heartbeat for the board. At ﬁrst, the LED
switched on but did not ﬂash. The conﬁguration had indeed downloaded to the FPGA.
This could be conﬁrmed because the development software did not give any errors once
the download was completed. The problem was at last narrowed down to the oscillator not
working properly. A certain pin had been wrongly connected to ground, causing the os-
cillator not to function as intended. After this was rectiﬁed LED start to ﬂash as intended.
Finally, the big step of soldering the NAND ﬂash devices to the board could be taken.
The devices were added four at a time and checked with VHDL code that read the device
ID from each device. All 16 devices were found to function correctly when they were ﬁrst
soldered to the board.
Figures 6.10 and 6.11 show photographs of the front and back of the demonstration board
with all the components ﬁtted.
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Figure 6.10: PCB - FRONT
Figure 6.11: PCB - BACK
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6.3.1 Factory Marked Bad Blocks
The process of reading and storing of the factory-marked bad blocks on each device was
the ﬁrst task to be undertaken on the fully populated PCB board. Since the bad block
information can be erased, it is impossible to recover the information once is has been
erased. Although an erase sequence might ﬁnd some of these bad blocks, other bad blocks
not as easily identiﬁed might not be found. Slight modiﬁcations were made to the full
system VHDL code to generate the bad block table from the data already stored on each
device and care was taken to ensure that the erase operation was disabled during this
initial testing phase. Figure 6.12 shows the method for retrieving the factory-marked bad
blocks. A value of FFH at column address 517 on the ﬁrst or second page of block means
that a block is functional.
Figure 6.12: Flow Chart - Retrieving Factory Marked Bad Blocks [8]
The factory marked bad blocks were read out through the serial port and a total of 19
bad blocks were found scattered through the 16 devices. A number of devices contained
no bad blocks at all and the greatest number on any device was 4. The bad block table
for each bus was then stored in the ﬁrst two pages of the ﬁrst ﬂash device on that bus.
The table was subsequently read back out of ﬂash with a load command and compared
with the data that was stored. Due to the time spent debugging and verifying the VHDL
simulations, the load and store operations were found to work immediately on the PCB.
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Table 6.2: Factory Marked Bad Blocks
BUS DEVICE BAD BLOCKS ADDRESSES
0 0 0 -
0 1 3 0462H, 0898H, 0EF8H
0 2 4 04B1H, 06ADH, 092BH, 0B61H
0 3 2 014FH, 0F8DH
1 0 1 053FH
1 1 1 059EH
1 2 0 -
1 3 0 -
2 0 1 07B7H
2 1 0 -
2 2 1 0728H
2 3 2 0ABEH, 0C17H
3 0 3 0233H, 0A01H 0DCCH
3 1 0 -
3 2 1 0811H
3 3 0 -
Total 19
Table 6.2 shows the total number and the addresses of factory marked bad blocks on each
device.
6.3.2 PCB Results
As the PCB hardware had been successfully checked and the VHDL simulations projected
an error free design, the full system could now be downloaded to the demonstration board
and veriﬁed for correct functionality.
The three main operation sequences, erase, write and read, were found to work just as
predicted by the simulation software, except that each operation sequence stopped at
random points during the testing. The problem seemed to be with the ready/busy lines
from the ﬂash devices. These lines are asynchronous inputs from the ﬂash devices and
can therefore change level during clock transitions. This was found to be the reason the
whole system was freezing at random instances. After synchronising each ready/busy line
to the internal FPGA clock, the problem was solved.
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The demonstration board was tested extensively with multiple test patterns generated
in the test generation unit. For each test the image section was ﬁrst erased, read, pro-
grammed, and then read again. The test patterns for each page were as follows: all 0’s,
checker board (101010...), 00H to FFH, and ﬁnally the same value stored on one page but
then increment by one for the next page. Each test was found to function correctly.
Since the demonstration board behaved exactly as indicted by the simulations shown
earlier in this chapter, only the parts of the three main operation sequences are shown in
here in Figures 6.13, 6.14, and 6.15. The data bus shown for the erase and write sequences
is for the bidirectional I/O lines to the ﬂash devices on bus 0, while the data bus shown
in the read sequence is the output data stream from the whole system.
Figure 6.13: Oscilloscope Capture - Part of Erase Sequence
Figure 6.14: Oscilloscope Capture - Part of Read Sequence
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Figure 6.15: Oscilloscope Capture - Part of Write Sequence
6.3.3 Power and Area Calculations
Area
The dimensions of the demonstration PCB board are 75.6mm × 135.1mm. This gives an
area of 102.1356 cm2. If three colour bands are required to be stored, the memory board
could be duplicated three times giving a total area of 306.4068 cm2.
Power
To calculate the power consumption of the memory board, the FPGA and the NAND ﬂash
devices must be examined separately. The Quartus II development software has a built
in function which generates a ﬁle that can be used to calculate the power consumption
of the Cyclone FPGA. The generated ﬁle must then be imported into a Cyclone power
calculator (available from [6]. Using a toggle rate of 12% (number of pins that switch
at one time) the power consumption of the FPGA is shown in Table 6.3. The FPGA
power-up current not listed in the table, as it is present only at startup as a once oﬀ
event. It is observed in the internal FPGA current and can be a maximum of 900mA.
With a 1.5V internal voltage, the maximum power required at power-up of the FPGA is
equal to 1.35W.
Table 6.3: FPGA Power Consumption
Voltage(V) Icc(mA) Power(mW)
Internal 1.5 162.01 243.02
I/O 3.3 23.10 76.23
TOTAL N/A 185.11 319.25
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The worst case scenario regarding the power consumption for the NAND ﬂash devices
happpens during a write sequence when a maximum of 13 devices are active at the same
time. As ﬂash devices have a maximum operating current 20mA [8] from a 3.3V source,
the power consumed during such an event is given in Equation 6.4. The maximum power
consumption of the whole board during an image write sequence is equal to the sum of
the FPGA and ﬂash devices’ consumption, as given in Equation 6.5.
Powermax nand = 3.3V × 20mA× 13 = 924 mW (6.4)
Powermax system = 924 + 319.25 = 1.243 W (6.5)
This maximum value is therefore within range of the speciﬁcation given in Section 3.1.5.
This concludes the results for the demonstration test board. The following sections look
at the simulations of the design using 16-bit NAND ﬂash devices and also the read while
write implementation.
6.3.4 16-Bit Device Write Data Rate
To show that a data rate of nearly 24 MB/s is achievable with only slight modiﬁcations
to the initial design, the following simulation results were produced. The changes incor-
porated 16-bit 512MB NAND ﬂash devices (Samsung K9K2G16U0M) into the design.
Figure 6.16 shows the start of an image write operation and Figure 6.17 shows the ﬁrst
16 pages of an image write simulation. The write cycle time is still 80ns but now 16 bits
are written to the ﬂash devices each 80ns, giving a date rate of 23.84MB/s.
Figure 6.16: VHDL Simulation - 16-Bit Device Part Image Write Sequence
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Figure 6.17: VHDL Simulation - 16-Bit Device Image Write Sequence
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6.3.5 Read While Write Simulation
Once the modiﬁcations to the main demonstration board VHDL (as proposed in Section
5.4.2) were complete, the read while write functionality of the system was simulated. The
simulations in Figures 6.18 and 6.19 show an image write operation and an image read
operation being performed at the same time. Figure 6.18 shows an image write operation
on Bus 0 and 1, and an image read operation on Bus 2 and 3. Figure 6.19 shows an
image read operation on Bus 0 and 1, and an image write operation on Bus2 and 3. Data
values start at 00H and are incremented by one for each page written. The Samsung
K9F2G08U0M device model was used for the simulation. The delay parameters, tPROG
and tR, are set to their typical values of 300µs and 25µs respectively.
The simulations show the two separate operations running independently from one an-
other. The output data stream, data out0 and data out strobe, show the correct data
being read out from the MMU.
Results from VHDL simulations and practical measurements were given in this chapter.
These results will be discussed brieﬂy in the next chapter, along with recommendations
for possible improvements in the future.
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Figure 6.18: VHDL Simulation - Reading While Writing 1
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Figure 6.19: VHDL Simulation - Reading While Writing 2
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Chapter 7
Conclusions And Recommendations
7.1 Conclusions
This thesis investigated the use of NAND ﬂash memory for a MMU on a micro-satellite.
Design speciﬁcations were produced, and from an evaluation of various conﬁgurations a
four-bus serial architecture using 16-bit 512MB NAND ﬂash devices was chosen. Since
only 8-bit 64MB NAND ﬂash devices were available at the time, a 1GB test board was
designed and built incorporating 16 such devices. The speciﬁcations were revised and
achieved with a test board capable of sustaining a write data rate of 12MB/s.
The use of NAND ﬂash simulation models and dedicated simulation software was of vital
importance to the success of the project. Functional and gate-level timing simulations
allowed the VHDL design to be 99% veriﬁed before it was integrated into the test PCB.
Furthermore, the simulation of 16-bit devices were possible and these simulations showed
that a write data rate of 24 MB/s is achievable with the same four-bus serial architecture.
Therefore, the original design speciﬁcations are satisﬁed.
The occurrence of bad blocks during the lifetime of a NAND ﬂash device posed an in-
ternal address generation problem. This was solved through the use of a look-up table,
which enables a 100 bad block addresses to be stored per device. However, if this number
should be expected to be much higher, for instance in a radiation harsh environment,
then a diﬀerent scheme might have to be implemented.
A read-while-write function was added to the design at a later stage and is shown in a
simulation with 8-bit NAND ﬂash devices to be fully functional. This function, which had
never been implemented on previous MMU projects, allows the satellite to store images
of the area around the ground station while downloading another image.
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Because the system allows multiple images to be stored, one of the key elements to the
design was to maintain MMU functionality in spite of defective devices. The dynamic
resizing of image section boundaries ensures that the images stored would not be reduced
in size in the event of multiple ﬂash devices failures.
Although the power consumption of the test board during an image write sequence is
quite high (1.243W), it must be remembered that the memory unit is only active for a
small fraction of the orbit period when images are captured.
Due to the fact that the VHDL design is written in a modular way, only small changes
would be needed in order to incorporate higher density NAND ﬂash devices. Another
manner in which future expansion was taken into account, was the layout of the PCB.
It is structured in a way that extra devices can be added to each bus without a serious
upheaval of the board or track layout.
7.2 Recommendations
The following recommendations are made with regards to future development of a mass
memory unit for a micro-satellite using NAND ﬂash memory.
• Firstly, the inclusion of wear-levelling would ensure that certain areas of a device
are not written to or erased excessively. This would lead to an extension of the
device lifetime.
• Secondly, radiation testing on the demonstration board would make it possible to
predict the type of errors likely to be seen in a space environment, together with
the rate at which bad blocks occur.
• Finally, exhaustive functional and extreme temperature testing of the demonstration
board will give valuable application-speciﬁc information about the lifetime of a
device and how it behaves in extreme conditions.
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Appendix A
Reference Tables
The reference table shown in table A.1 shows maximum and other data rate capabilities
of mulitple Nand ﬂash conﬁgurations. The required number of devices to maintain these
data rates is also shown.
The reference table A.2 shows the power and area calculations for multiple Nand ﬂash
conﬁgurations and data rates.
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Appendix B
Demonstration Board Schematics
This appendix contains the PCB schematics for the Nand ﬂash demonstration board.
• Page 1 - Top Level Schematic
• Page 2 - FPGA and Conﬁguration
• Page 3 - Nand Flash Bus 0
• Page 4 - Nand Flash Bus 1
• Page 5 - Nand Flash Bus 2
• Page 6 - Nand Flash Bus 3
• Page 7 - Power Supply
• Page 8 - Layout Front
• Page 9 - Layout Back
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Figure B.1: Schematics Page 1
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Figure B.2: Schematics Page 2
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Figure B.3: Schematics Page 3
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Figure B.4: Schematics Page 4
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Figure B.5: Schematics Page 5
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Figure B.6: Schematics Page 6
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Figure B.7: Schematics Page 7
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Figure B.8: Schematics Page 8
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Figure B.9: Schematics Page 9
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Appendix C
VHDL Code
The attached CD contains ﬁles containing the VHDL code written for this thesis. The
CD is split up into three diﬀerent directories:
• VHDL ﬁles for 64MB/512 byte page register/8-bit NAND ﬂash system.
• VHDL ﬁles for 256MB/2112 byte page register/16-bit NAND ﬂash system.
• VHDL ﬁles for 256MB/2112 byte page register/8-bit NAND ﬂash system with
read while write functionality
An example of the VHDL code used in the demonstration test board is shown next.
This is the VHDL code written for the interface control unit.
−−I n t e r f a c e Contro l Unit
−−Ian Horsburgh M−Thes i s 2004
LIBRARY i e e e ;
USE i e e e . STD LOGIC 1164 .ALL;
USE i e e e . STD LOGIC unsigned .ALL;
USE i e e e . numer ic std .ALL;
ENTITY i n t e r nand IS
PORT
( c l k : IN STD LOGIC;−−50MHz Clk in
clk25M : IN STD LOGIC;−−25MHz ClK in
r e s e t : IN STD LOGIC;−−Globa l Reset
data nand : INOUT STD LOGIC VECTOR(7 DOWNTO 0 ) ;−−B i d i r e c t i o n a l da ta l i n e s (FLASH)
data in : IN STD LOGIC VECTOR(7 DOWNTO 0 ) ;−−Data in (ECC GEN)
data out : OUT STD LOGIC VECTOR(7 DOWNTO 0 ) ;−−Data out (EDAC)
s t r o b e i n : IN STD LOGIC;−−Data s t r o b e in (ECC GEN)
s t r obe out : OUT STD LOGIC;−−Data s t r o b e out (EDAC)
command : IN STD LOGIC VECTOR(3 DOWNTO 0 ) ;−−Command in (DATA ROUTER)
ry by : IN STD LOGIC VECTOR(3 DOWNTO 0 ) ;−−Ready/ busy l i n e s (FLASH)
com : IN STD LOGIC;−−Command s t r o b e (DATA ROUTER)
c h i p s e l : IN STD LOGIC VECTOR(1 DOWNTO 0 ) ;−−Device s e l e c t (BB TABLE)
address : IN STD LOGIC VECTOR(16 DOWNTO 0 ) ;−−Generated Address (BB TABLE)
empty : IN STD LOGIC;−−FIFO empty s i g n a l (EDAC)
s t o r e : OUT STD LOGIC;−−Flag−s t o r e op e r a t i on (BB TABLE)
load : OUT STD LOGIC VECTOR(2 DOWNTO 0 ) ;−−Flag−l o ad ope r a t i on (BB TABLE)
bb data : OUT STD LOGIC VECTOR(13 DOWNTO 0 ) ;−−New bad b l o c k add r e s s (BB TABLE)
bb s to r e : OUT STD LOGIC;−−S t rob e new bad b l o c k add r e s s (BB TABLE)
addr get : OUT STD LOGIC VECTOR(2 DOWNTO 0 ) ;−−F lag s to g ene ra t e nex t addre s s ( b b t a b l e )
a l e : OUT STD LOGIC;−−Address l a t c h enab l e ( f l a s h )
c l e : OUT STD LOGIC;−−Command Latch enab l e ( f l a s h )
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we : OUT STD LOGIC;−−Write enab l e ( f l a s h )
re : OUT STD LOGIC;−−Read enab l e ( f l a s h )
wp: OUT STD LOGIC;−−Write Pro t e c t ( f l a s h )
ce : OUT STD LOGIC VECTOR(3 DOWNTO 0 ) ;−−Chip enab l e ( f l a s h )
ack : OUT STD LOGIC;−−Acknowledge l i n e f o r read and w r i t e
s t r o b e s r : OUT STD LOGIC−−Acknowledge f o r s t a t u s read
) ;
END ENTITY i n t e r nand ;
ARCHITECTURE r t l OF i n t e r nand IS
−−S t a t e Machine De c l a r a t i o n s
TYPE s t a t e page IS
( r e s e t page , i d l e page , bb addr set , ch ip s e t , command set , command write ,
command set1 , command write1 , addr set , addr wr i te , send ack , data wait ,
data hold , data wr i te , command set2 , command write2 , busy wait , busy wait2 ) ;
TYPE state command IS
( reset command , command wait , command exe , wai t rd ack , l oad k i ck ,
wa i t s t o r e k i c k , s t o r e k i c k , wa i t s t o r e k i ck1 , s t o r e k i ck1 , extra ho ld ,
com ack , f i n wa i t , r d s t g o ) ;
TYPE s t a t e r e ad IS
( r e s e t r ead , i d l e r e ad , bb addr set , ch ip s e t , ch ip s e t1 , command set ,
command write , addr set , addr wr i te , addr gets , busy wait , busy wait2 ,
wa i t r e ad s t a r t , ext ra wai t , read data , read data2 , data hold , s ta tus r ead , bb send ) ;
TYPE s t a t e e r a s e IS
( r e s e t e r a s e , i d l e e r a s e , bb set , ch ip s e t , command set , command write ,
addr set , addr wr i te , command set2 , command write2 ,
busy wait , busy wait2 , bb busy wait , bb busy wait2 ) ;
TYPE s t a t e r e s e t IS
( r e se t1 , i d l e r e s e t , command set , command write , busy wait , busy wait2 ) ;
−−TYPE s t a t e r e a d 1 IS
−−( r e s e t r e a d1 , i d l e r e a d 1 , send read1 , s t r o b e l ow , s t a t u s r e a d , b b s end ) ;
−−s i g n a l De c l a r a t i o n s
−−S t a t e Machine s i g n a l s
SIGNAL s t page : s t a t e page ;
SIGNAL st command : state command ;
SIGNAL s t r e ad : s t a t e r e ad ;
SIGNAL s t e r a s e : s t a t e e r a s e ;
SIGNAL s t r e s e t : s t a t e r e s e t ;
−−SIGNAL s t r e a d 1 : s t a t e r e a d 1 ;
−−Command S t a t e Machine SIGNALs
SIGNAL command reg :STD LOGIC VECTOR(3 DOWNTO 0 ) :=(OTHERS=> ’0 ’) ; −−command r e g i s t e r
SIGNAL s e l :STD LOGIC VECTOR(2 DOWNTO 0 ) ; −−s e l e c t l i n e s f o r mu l i t p l e x o r
SIGNAL e r a s e k i c k :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−s t a r t e ra s e s t a t e machine
SIGNAL r e s e t k i c k :STD LOGIC; −−s t a r t r e s e t s t a t e machine
SIGNAL r ead k i ck :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−s t a r t read s t a t e machine
SIGNAL page k ick :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−s t a r t page s t a t e machine
−−Page Program S t a t e Machine s i g n a l s
SIGNAL ryby temp2 :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −−Synchron i s e ready\ busy SIGNAL from f l a s h
SIGNAL addr count :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−count add r e s s c y c l e s
SIGNAL count byte :STD LOGIC VECTOR(9 DOWNTO 0 ) ; −−count b y t e s w r i t t e n to f l a s h
SIGNAL row1 , row2 :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−addr e s s c y c l e 1 and 2
SIGNAL row3 :STD LOGIC; −−addr e s s c y c l e 3
SIGNAL contr page :STD LOGIC VECTOR(2 DOWNTO 0 ) ; −− f l a s h c o n t r o l l i n e s c l e , a l e , we
SIGNAL temp page :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−normal or bb page w r i t e f l a g
SIGNAL data page :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−data to f l a s h (mux)
SIGNAL pg f i n :STD LOGIC; −−page SM busy SIGNAL
SIGNAL cs pg :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −−ch i p enab l e l i n e s ( f l a s h )
SIGNAL addr get pg :STD LOGIC; −−nex t addre s s g ene ra t e f l a g
SIGNAL i n t a ck :STD LOGIC; −−acknowledge t h a t s e t up c y c l e s f i n s h e d
−−d e v i c e s t o r e
SIGNAL part1 :STD LOGIC; −−page 1 or 2 o f bb t a b l e w r i t e
−−Read S t a t e Machine s i g n a l s
SIGNAL strobe temp :STD LOGIC; −−S t rob e f o r r e a d b y t e SM to l a t c h data from f l a s h
SIGNAL ryby temp :STD LOGIC; −−Synchron i s e ready\ busy SIGNAL from f l a s h
SIGNAL addr count1 :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−count add r e s s c y c l e s
SIGNAL count byte1 :STD LOGIC VECTOR(9 DOWNTO 0 ) ; −−count b y t e s w r i t t e n to f l a s h
SIGNAL row01 , row02 :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−addr e s s c y c l e 1 and 2
Stellenbosch University http://scholar.sun.ac.za
appendix C : VHDL Code 117
SIGNAL row03 :STD LOGIC; −−addr e s s c y c l e 3
SIGNAL cont r r ead :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −− f l a s h c o n t r o l l i n e s c l e , a l e , we , re
SIGNAL temp read :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−normal read , bb t a b l e read or s t a t u s read
SIGNAL r e a d s e l : STD LOGIC; −−c o n t r o l b i−d i r b u f f e r f o r f l a s h data l i n e s
SIGNAL data read :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−data to f l a s h
SIGNAL r d f i n :STD LOGIC; −−read SM busy SIGNAL
SIGNAL c s rd :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −−ch i p enab l e l i n e s ( f l a s h )
SIGNAL addr ge t rd :STD LOGIC; −−nex t addre s s g ene ra t e f l a g
SIGNAL rd ack :STD LOGIC; −−acknowledge page ready to read
SIGNAL ch temp1 :INTEGER RANGE 0 TO 3 ; −−d e v i c e s t o r e
SIGNAL part :STD LOGIC; −−page 1 or 2 o f bb t a b l e read
SIGNAL counter :STD LOGIC VECTOR(12 DOWNTO 0 ) ; −−debug −> coun te r to add d e l a y
SIGNAL data temp :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−data l a t c h from f l a s h
−−Read Byte S t a t e Machine s i g n a l s
−−Erase S t a t e Machine SIGNALs
SIGNAL ryby temp1 :STD LOGIC; −−Synchron i s e ready\ busy SIGNAL from f l a s h
SIGNAL addr count2 :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−count add r e s s c y c l e s
SIGNAL s ta tu s addr :STD LOGIC VECTOR(13 DOWNTO 0 ) ; −−b l o c k add r e s s f o r s t a t u s read
SIGNAL row11 , row12 :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−addr e s s c y c l e 1 and 2
SIGNAL row13 :STD LOGIC; −−addr e s s c y c l e 3
SIGNAL c on t r e r a s e :STD LOGIC VECTOR(2 DOWNTO 0 ) ; −− f l a s h c o n t r o l l i n e s c l e , a l e , we
SIGNAL erase temp :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −−normal erase , bb t a b l e e ra s e
SIGNAL data e ra s e :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −−data to f l a s h
SIGNAL e r f i n :STD LOGIC; −−e ra s e SM busy SIGNAL
SIGNAL c s e r :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −−ch i p enab l e l i n e s ( f l a s h )
SIGNAL add r g e t e r : STD LOGIC; −−nex t addre s s g ene ra t e f l a g
SIGNAL ch temp :INTEGER RANGE 0 TO 3 ; −−d e v i c e s t o r e
SIGNAL rdy by :STD LOGIC VECTOR(3 DOWNTO 0 ) ; −−ready / busy f o r a l l b u s s e s
−−Reset S t a t e Machine SIGNALs
SIGNAL c o n t r r e s e t :STD LOGIC VECTOR(1 DOWNTO 0 ) ; −− f l a s h c o n t r o l l i n e s c l e , we
SIGNAL r s t f i n :STD LOGIC; −−r e s e t SM busy SIGNAL
−−Mu l t i p l e x o r SIGNALs
SIGNAL con t ro l bu s :STD LOGIC VECTOR(4 DOWNTO 0 ) ; −− f l a s h c o n t r o l l i n e s c l e , a l e , we , re , wp
SIGNAL temp nand :STD LOGIC VECTOR(7 DOWNTO 0 ) ; −− f l a s h data l i n e s to b i−d i r b u f f e r
BEGIN
c l e<=cont ro l bu s (4) ; −−s e t t h e c o n t r o l l i n e s
ale<=cont ro l bu s (3) ; −−s e t t h e c o n t r o l l i n e s
we<=cont ro l bu s (2) ; −−s e t t h e c o n t r o l l i n e s
re<=cont ro l bu s (1) ; −−s e t t h e c o n t r o l l i n e s
wp<=cont ro l bu s (0) ; −−s e t t h e c o n t r o l l i n e s
addr get<=addr g e t e r & addr ge t rd & addr get pg ; −−j o i n t o g e t h e r a l l a dd r e s s g e t s
ack<=in t a ck OR rd ack ; −−OR the acknowldge s i g n a l s from read and page SMs
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−B i d i r e c t i o n a l Contro l f o r data nand l i n e s
high impedance : PROCESS ( r e ad s e l , temp nand )
BEGIN
CASE r e a d s e l IS −−r e a d s e l c o n t r o l s b i−d i r b u f f e r
WHEN ’1 ’ => −−h i gh impedance f o r a read
data nand <= (OTHERS=>’Z ’ ) ;
WHEN ’0 ’ => −−s e t t o ou tpu t f o r a l l o t h e r o p e r a t i o n s
data nand<=temp nand ;
WHENOTHERS=>
NULL;
END CASE;
END PROCESS;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Mu l t i p l e x o r f o r c o n t r o l l i n e s and data l i n e s
mux:PROCESS
( s e l , contr page , data page , contr read , data read , con t r e ra s e , data erase , c on t r r e s e t , cs pg , cs rd , c s e r )
BEGIN
CASE s e l IS
WHEN ”001” => −− Page Program S e l e c t
cont ro l bus<=contr page & ”11” ;
temp nand<=data page ;
ce<=cs pg ;
WHEN ”011” => −− Read S e l e c t
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cont ro l bus<=cont r r ead & ’1 ’ ;
temp nand<=data read ;
ce<=cs rd ;
WHEN ”010” => −− Erase S e l e c t
temp nand<=data e ra s e ;
cont ro l bus<=con t r e r a s e & ”11” ;
ce<=c s e r ;
WHEN ”100” => −− Reset S e l e c t
cont ro l bus<=con t r r e s e t (1 ) & ’0 ’ & c on t r r e s e t (0 ) & ”11” ;
temp nand<=”11111111” ;
ce<=”0000” ;
WHENOTHERS=>
ce<=”1111” ;
cont ro l bus<=”00110” ;
temp nand<=(OTHERS=> ’0 ’) ;
END CASE;
END PROCESS;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Command Reg i s t e r , c o n t r o l s a l l t h e o t h e r s t a t e machines
commands :PROCESS ( c lk , r e s e t , com , pg f in , r d f i n , e r f i n , r s t f i n )
BEGIN
IF r e s e t = ’1 ’ THEN
st command<=reset command ;
ELSIF r i s i n g e d g e ( c l k ) THEN
load<=”000” ;
s tore <=’0 ’;
CASE st command IS
WHEN reset command =>
s e l<=”001” ;
IF r e s e t = ’0 ’ THEN
st command<=command wait ;
ELSE
st command<=reset command ;
END IF ;
WHEN command wait =>
page kick<=”00” ;
read k ick<=”00” ;
e r a s e k i ck<=”00” ;
r e s e t k i c k <=’0 ’;
command reg<=command ;
IF com = ’1 ’ THEN
st command<=command exe ;
END IF ;
WHEN command exe =>
CASE command reg IS
WHEN ”1001” | ”1010” | ”1011” | ”1100” | ”1101” => −−k i c k o f f l o ad BB t a b l e s t a t e machine
read k ick<=”11” ; −−f o r s e l e c t e d s e c t i o n
s e l<=”011” ;
st command<=wai t rd ack ;
WHEN ”0101” => −−k i c k o f f s t o r e BB t a b l e s t a t e machine
page kick<=”10” ;
s e l<=”001” ;
st command<=wa i t s t o r e k i c k ;
WHEN ”0010” => −−k i c k o f f page program s t a t e machine
page kick<=”01” ;
s e l<=”001” ;
st command<=ext ra ho ld ;
WHEN ”0011” => −−k i c k o f f read program s t a t e machine
read k ick<=”01” ;
s e l<=”011” ;
st command<=ext ra ho ld ;
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WHEN ”0100” => −−k i c k o f f e ra s e s t a t e machine
e r a s e k i ck<=”01” ;
s e l<=”010” ;
st command<=com ack ;
WHEN ”0110” => −−k i c k o f f e ra s e bb t a b l e s t a t e machine
e r a s e k i ck<=”10” ;
s e l<=”010” ;
st command<=com ack ;
WHEN ”1111” => −−k i c k o f f r e s e t d e v i c e program s t a t e machine
r e s e t k i c k <=’1 ’;
s e l<=”100” ;
st command<=ext ra ho ld ;
WHENOTHERS=>
st command<=command wait ;
END CASE;
WHEN wai t rd ack => −−Wait u n t i l page o f da ta i s ready to be read
IF rd ack = ’1 ’ THEN
st command<=load k i ck ;
END IF ;
WHEN l o ad k i ck => −−Te l l Bad b l o c k t a b l e a l oad i s in p r o g r e s s
load<=command reg ( 2 DOWNTO 0 ) ;
st command<=command wait ;
WHEN wa i t s t o r e k i c k => −−Wait u n t i l page program has competed s e t up c y c l e s
IF i n t a ck = ’1 ’ THEN
st command<=s t o r e k i c k ;
END IF ;
WHEN s t o r e k i c k => −−S tore s i g n a l t o bb t a b l e to s t o r e page one o f bb t a b l e
s tore <=’1 ’;
IF i n t a ck = ’0 ’ THEN
st command<=wa i t s t o r e k i c k 1 ;
END IF ;
WHEN wa i t s t o r e k i c k 1 => −−Wait u n t i l page program has competed s e t up c y c l e s
IF i n t a ck = ’1 ’ THEN
st command<=s t o r e k i c k 1 ;
END IF ;
WHEN s t o r e k i c k 1=> −−S tore s i g n a l t o bb t a b l e to s t o r e page two o f bb t a b l e
s tore <=’1 ’;
st command<=command wait ;
WHEN ex t ra ho ld => −−Extra ho l d f o r clk25M s t a t e machines to l a t c h s i g n a l
st command<=command wait ;
WHEN com ack => −−Wait u n t i l e r a s e has s t a r t e d
IF e r f i n = ’0 ’ THEN
st command<=f i n wa i t ;
END IF ;
WHEN f i n wa i t => −−Wait u n t i l e r a s e has f i n i s h e d
e r a s e k i ck<=”00” ;
IF e r f i n = ’1 ’ THEN
st command<=rd s t g o ;
END IF ;
WHEN r d s t g o => −−S t a r t a read s t a t u s op e r a t i on
s e l<=”011” ;
read k ick<=”10” ;
st command<=ext ra ho ld ;
END CASE;
END IF ;
END PROCESS;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Process to w r i t e data to Nand F lash dev i ce−−
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wr i t e : PROCESS ( clk25M , re s e t , page kick , data in , ry by )
BEGIN
IF r e s e t = ’1 ’ THEN
st page<=re s e t pag e ;
ELSIF r i s i n g e d g e ( clk25M ) THEN −−S t a t e machine runs o f f 25Mhz c l o c k
ryby temp2<=ry by ; −−s ynch ron i s e asynchronous inpu t r dy by
addr get pg <=’0 ’;
in t ack <=’0 ’;
CASE s t page IS
WHEN r e s e t pag e => −−Reset s t a t e
contr page<=”001” ; −−con t r page<=c l e , a l e , we
IF r e s e t = ’0 ’ THEN
st page<=id l e pag e ;
ELSE
st page<=re s e t pag e ;
END IF ;
WHEN i d l e p ag e => −−I d l e s t a t e wa i t i n g on p a g e k i c k from command SM
−−ch temp2<=0;
part1 <=’0 ’;
cs pg<=”1111” ;
pg f in <=’1 ’;
count byte <=(OTHERS=> ’0 ’) ;
addr count <=(OTHERS=> ’0 ’) ;
contr page<=”001” ; −−De f au l t c o n t r o l bus v a l u e s
data page <= ”00000000” ;
row1<=address ( 7 DOWNTO 0 ) ; −−S to re addre s s to be programmed f o r normal page w r i t e
row2<=address (15 DOWNTO 8 ) ; −−S to re addre s s to be programmed f o r normal page w r i t e
row3<=address (16) ; −−S to re addre s s to be programmed f o r normal page w r i t e
temp page<=page k ick ;
IF ( page k ick=”01” ) THEN −−Normal page w r i t e
st page<=ch i p s e t ;
ELSIF ( page k ick=”10” ) THEN −−Bad b l o c k t a b l e w r i t e
st page<=bb addr se t ;
END IF ;
WHEN bb addr se t => −−Set add r e s s to page 0 b l o c k 0 f o r bb t a b l e w r i t e
row1<=(OTHERS=> ’0 ’) ;
row2<=(OTHERS=> ’0 ’) ;
row3<=’0 ’;
cs pg<=”0000” ;
st page<=command set ;
WHEN c h i p s e t => −−Pu l l c h i p enab l e l i n e low o f d e v i c e to be w r i t t e n to (
c h i p S e l )
−−ch temp2<=con v i n t e g e r ( c h i p s e l ) ;
contr page<=”001” ;
st page<=command set ;
CASE c h i p s e l IS
WHEN ”00” =>
cs pg<=”1110” ;
WHEN ”01” =>
cs pg<=”1101” ;
WHEN ”10” =>
cs pg<=”1011” ;
WHEN ”11” =>
cs pg<=”0111” ;
WHENOTHERS=>
NULL;
END CASE;
WHEN command set => −−Write command 00H f i r s t t o s e t p o i n t e r to s t a r t o f page
( mu l t i p l a n e d e v i c e on l y )
pg f in <=’0 ’; −−Page prog SM i s busy when p g f i n i s low
contr page<=”100” ; −−CLE h i gh
data page<=”00000000” ;
st page<=command write ;
WHEN command write => −−Write command to f l a s h
contr page<=”101” ; −−CLE high ,ALE low ,WE h i gh
st page<=command set1 ;
WHEN command set1 => −−Write command 80H to s t a r t a page program ope ra t i on
part1<=NOT part1 ;
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contr page<=”100” ; −−CLE high ,ALE low ,WE low
data page<=”10000000” ;
st page<=command write1 ;
WHEN command write1 => −−Write command to f l a s h
contr page<=”101” ; −−CLE high ,ALE low ,WE h i gh
st page<=addr se t ;
WHEN addr s e t => −−Address c y c l e s t a r t
addr count<=addr count+1; −−Count t h e number o f add r e s s c y c l e s
contr page<=”010” ; −−CLE low ,ALE high ,WE low
st page<=addr wr i t e ;
CASE addr count IS −−Send out add r e s s f o r each c y c l e
WHEN ”00” => −−Column addre s s
data page <=”00000000” ;
WHEN ”01” => −−F i r s t 5 b i t s page address , nex t 3 b i t s s t a r t o f b l o c k
add r e s s
data page <=row1 ;
WHEN ”10” => −−Block addre s s con t inued
data page <=row2 ;
WHEN ”11” => −−Last b i t o f b l o c k add r e s s
data page <=”0000000” & row3 ;
WHENOTHERS=>
NULL;
END CASE;
WHEN addr wr i t e => −−Write add r e s s
contr page<=”011” ; −−CLE low ,ALE high ,WE h i gh
IF addr count = 0 THEN −−Continue i f a l l a dd r e s s c y c l e s have f i n i s h e d
st page<=send ack ;
ELSE −−El s e do nex t addre s s c y c l e
st page<=addr se t ;
END IF ;
WHEN send ack => −−Send acknowledgment t h a t s e t up c y c l e s have f i n i s h e d
contr page<=”001” ; −−CLE low ,ALE low ,WE h i gh
in t ack <=’1 ’; −−Acknowledgment s i g n a l
st page<=data wait ;
IF temp page = ”01” THEN −−I f normal page w r i t e then f l a g add r e s s g en e r a t i on to
g ene ra t e nex t addre s s
addr get pg <=’1 ’;
END IF ;
WHEN data wait => −−Wait u n t i l da ta a r r i v e s
contr page<=”001” ; −−CLE low ,ALE low ,WE h i gh
IF s t r o b e i n = ’1 ’ THEN −−S t r o b e i n s i g n a l s t h e a r r i v a l o f a new by t e o f da ta
st page<=data wr i t e ;
END IF ;
WHEN data wr i t e => −−Write data to f l a s h
data page<=data in ;
count byte<=count byte +1; −−Count t h e number o f b y t e s w r i t t e n
contr page<=”000” ; −−CLE low ,ALE low ,WE low
IF ( count byte=517) THEN −−I f a page i s w r i t t e n send nex t command
st page<=data hold ;
ELSE −−El se wa i t f o r nex t b y t e
st page<=data wait ;
END IF ;
WHEN data ho ld => −−Hold WE h i gh to l a t c h data i n t o f l a s h
contr page<=”001” ; −−CLE low ,ALE low ,WE h i gh
st page<=command set2 ;
WHEN command set2 => −−Send 10H command to f i n i s h page program ope r a t i on
contr page<=”100” ; −−CLE high ,ALE low ,WE low
data page <=”00010000” ; −−Set command to 10H
st page<=command write2 ;
WHEN command write2 => −−Write command
contr page<=”101” ; −−CLE high ,ALE low ,WE h i gh
IF temp page = ”10” THEN −−I f bb t a b l e w r i t e then wa i t f o r r y b y s i g n a l
st page<=busy wait ;
ELSE
st page<=id l e pag e ; −−El s e go back to i d l e s t a t e ( normal w r i t e )
END IF ;
WHEN busy wait => −−Wait f o r r y b y to go low
contr page<=”001” ; −−CLE low ,ALE low ,WE h i gh
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IF ( ryby temp2/=”1111” ) THEN
st page<=busy wait2 ;
END IF ;
WHEN busy wait2 => −−Wait f o r r y b y to go h i gh
count byte <=(OTHERS=> ’0 ’) ;
row1<=”00000001” ; −−Write second page o f bb t a b l e to page 1 o f b l o c k 0
contr page<=”001” ; −−CLE low ,ALE low ,WE h i gh
IF ryby temp2=”1111” AND part1 = ’1 ’ THEN −−Write second page o f bb t a b l e
st page<=command set1 ;
ELSIF part1 = ’0 ’ THEN −−I f second page w r i t t e n go to i d l e s t a t e
st page<=id l e pag e ;
END IF ;
END CASE;
END IF ;
END PROCESS wr i t e ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Process to read data from Nand F lash dev i ce−−
read :PROCESS ( clk25M , re s e t , r ead k ick , empty , ry by )
BEGIN
IF r e s e t = ’1 ’ THEN
s t r ead<=re s e t r e ad ;
ELSIF r i s i n g e d g e ( clk25M ) THEN −−S t a t e machine runs o f f 25MHz c l o c k
ryby temp<=ry by ( ch temp1 ) ; −−Synchron i s e asynchronous ready\ busy s i g n a l
strobe temp <=’0 ’;
s t robe out <=’0 ’;
addr get rd <=’0 ’;
rd ack <=’0 ’;
bb store <=’0 ’;
s t r ob e s r <=’0 ’;
CASE s t r e ad IS
WHEN r e s e t r e ad => −−Reset s t a t e
cs rd<=”1111” ; −−Set a l l c h i p e na b l e s h i gh ( no d e v i c e s s e l e c t e d )
r e ad s e l <=’0 ’; −−Set b i d i r e c t i o n l i n e s to ou tpu t
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
IF r e s e t = ’0 ’ THEN
s t r ead<=id l e r e a d ;
ELSE
s t r ead<=re s e t r e ad ;
END IF ;
WHEN i d l e r e a d => −−I d l e s t a t e , wa i t f o r r e a d k i c k s i g n a l from command SM
ch temp1<=0; −− I n i t i a l i s e a l l s i g n a l s
part <=’0 ’;
counter <=(0=>’1’,OTHERS=> ’0 ’) ; −−Counter f o r debug purpose s to s l ow read c y c l e down
rd f i n <=’1 ’;
r e ad s e l <=’0 ’;
count byte1 <=(OTHERS=> ’0 ’) ;
addr count1 <=(OTHERS=> ’0 ’) ;
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
data read <= ”00000000” ;
data out <= ”00000000” ;
temp read<=read k i ck ;
row01<=address ( 7 DOWNTO 0 ) ; −−S to re addre s s to read from f o r normal read
row02<=address (15 DOWNTO 8 ) ; −−S to re addre s s to read from f o r normal read
row03<=address (16) ; −−S to re addre s s to read from f o r normal read
CASE r ead k i ck IS
WHEN ”01” => −−Normal page read
s t r ead<=ch i p s e t ;
WHEN ”10” => −−S t a t u s r e g i s t e r read
s t r ead<=ch ip s e t 1 ;
WHEN ”11” => −−Bad b l o c k t a b l e read
s t r ead<=bb addr se t ;
WHENOTHERS=>
NULL;
END CASE;
WHEN bb addr se t => −−Set add r e s s to page 0 b l o c k 0 f o r bb t a b l e read
row01<=(OTHERS=> ’0 ’) ;
row02<=(OTHERS=> ’0 ’) ;
row03<=’0 ’;
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s t r ead<=ch i p s e t ;
WHEN c h i p s e t => −−S e l e c t t h e d e v i c e to be read from ( c h i p s e l )
ch temp1<=conv INTEGER( c h i p s e l ) ;
r e ad s e l <=’0 ’; −−Set b i d i r e c t i o n a l da ta l i n e s to ou tpu t f o r second page o f
bb read
contr read<=”0011” ; −−CLE high ,ALE low ,WE high ,RE h i gh
s t r ead<=command set ;
CASE c h i p s e l IS
WHEN ”00” =>
cs rd<=”1110” ;
WHEN ”01” =>
cs rd<=”1101” ;
WHEN ”10” =>
cs rd<=”1011” ;
WHEN ”11” =>
cs rd<=”0111” ;
WHENOTHERS=>
NULL;
END CASE;
WHEN ch i p s e t 1 => −−Chip s e l e c t f o r a s t a t u s read
contr read<=”0011” ; −−CLE high ,ALE low ,WE high ,RE h i gh
s t r ead<=command set ;
CASE s ta tu s addr (13 DOWNTO 12) IS −−s t a t u s a d d r e s s b i t s 1 3 and 12 i s t h e d e v i c e to be
a c c e s s ed
WHEN ”00” =>
cs rd<=”1110” ;
WHEN ”01” =>
cs rd<=”1101” ;
WHEN ”10” =>
cs rd<=”1011” ;
WHEN ”11” =>
cs rd<=”0111” ;
WHENOTHERS=>
NULL;
END CASE;
WHEN command set => −−Command s e t up
rd f i n <=’0 ’;
contr read<=”1001” ; −−CLE high ,ALE low ,WE low ,RE h i gh
s t r ead<=command write ;
IF temp read=”10” THEN
data read <=”01110000” ; −−Set comand to 70H f o r s t a t u s read
ELSE
data read <=”00000000” ; −−Set comand to 00H f o r normal read
END IF ;
WHEN command write => −−Command wr i t e
contr read<=”1011” ; −−CLE high ,ALE low ,WE high ,RE h i gh
IF temp read =”10” THEN −−I f s t a t u s read miss out add r e s s c y c l e s
s t r ead<=busy wait ;
ELSE
s t r ead<=addr se t ;
END IF ;
WHEN addr s e t => −−Address c y c l e s f o r normal and bb t a b l e read
addr count1<=addr count1 +1; −−Count add r e s s c y c l e s
contr read<=”0101” ; −−CLE low ,ALE high ,WE low ,RE h i gh
s t r ead<=addr wr i t e ;
CASE addr count1 IS
WHEN ”00” =>
data read <=”00000000” ; −−column addre s s
WHEN ”01” =>
data read <=row01 ; −−5 b i t s page address , 3 b i t s s t a r t b l o c k add r e s s
WHEN ”10” =>
data read <=row02 ; −−Blcok addr e s s con t inued
WHEN ”11” =>
data read <=”0000000” & row03 ; −−End o f b l o c k add r e s s
WHENOTHERS=>
NULL;
END CASE;
WHEN addr wr i t e => −−Write add r e s s
contr read<=”0111” ; −−CLE low ,ALE high ,WE high ,RE h i gh
IF addr count1 = 0 THEN −−I f a l l a dd r e s s c y c l e s are f i n i s h e d car ry on
s t r ead<=addr ge t s ;
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ELSE −−El s e con t inue w i th addre s s c y c l e s
s t r ead<=addr se t ;
END IF ;
WHEN addr ge t s => −−I f a normal page read f l a g addre s s g ene ra t o r to g ene ra t e nex t
add r e s s
contr read<=”0011” ;
s t r ead<=busy wait ;
IF temp read = ”01” THEN
addr get rd <=’1 ’;
END IF ;
WHEN busy wait => −−Wait f o r r y b y to go low
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
IF ( ryby temp = ’0 ’ OR temp read =”10” ) THEN
s t r ead<=busy wait2 ;
END IF ;
WHEN busy wait2 => −−Wait f o r r d by to go h i gh
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
IF temp read = ”10” OR ryby temp= ’1 ’ THEN
s t r ead<=wa i t r e ad s t a r t ;
END IF ;
WHEN wa i t r e ad s t a r t => −−Set s i g n a l s and wa i t b e f o r e s t a r t i n g to read
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
rd ack <=’1 ’; −−Acknowledge t h a t read SM i s ready to read a page o f da ta
r e ad s e l <=’1 ’; −−Set b i d i r e c t i o n a l l i n e s to h i gh impedance
IF ( temp read = ”11” OR temp read = ”01” ) AND empty = ’1 ’ THEN −−Ensure t h a t EDAC FIFO
i s empty
s t r ead<=read data ; −−and t h a t i t i s a normal or bb t a b l e read
ELSIF temp read = ”10” THEN −−El s e f o r a s t a t u s read car ry on
s t r ead<=ext ra wa i t ;
END IF ;
WHEN ex t ra wa i t => −−Extra t iming d e l a y f o r s t a t u s read
s t r ead<=read data ;
WHEN read data => −−Read a b y t e o f da ta from f l a s h
counter <=(0=>’1’,OTHERS=> ’0 ’) ; −−debug coun te r s e t t o 1
count byte1<=count byte1+1; −−Count t h e number o f b y t e s read
contr read<=”0010” ; −−CLE low ,ALE low ,WE high ,RE low
s t r ead<=read data2 ;
WHEN read data2 => −−Read l a t c h
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
strobe temp <=’1 ’; −−Let r e a d b y t e s t a t e machine know a by t e i s a v a i l a b l e on data
l i n e s
IF ( count byte1=518) THEN −−I f who le page i s read
s t r ead<=data hold ; −−Go out o f read data l oop
data temp<=data nand ;
data out<=data nand ;
s t robe out <=’1 ’;
ELSIF temp read=”01” OR temp read = ”11” THEN −−El s e i f normal read and page not f u l l y
read
data out<=data nand ;
s t robe out <=’1 ’;
s t r ead<=read data ; −−Keep in read data l oop
ELSIF temp read=”10” THEN −−El s e i f s t a t u s read
s t r ead<=sta tu s r e ad ; −−Carry on to check s t a t u s b y t e
END IF ;
WHEN data ho ld => −−I f a bb t a b l e read then read second page from f l a s h
count byte1 <=(OTHERS=> ’0 ’) ; −−s e t b y t e coun te r to 0
part<=NOT part ; −−Flag f o r which page o f bb t a b l e has been read
contr read<=”0011” ; −−CLE low ,ALE low ,WE high ,RE h i gh
row01<=”00000001” ; −−Set add r e s s to page 1 o f b l o c k 0 f o r second page o f bb t a b l e
IF ( temp read = ”11” AND part = ’0 ’ ) THEN −−I f bb t a b l e read and on ly f i r s t page has
been read
s t r ead<=ch i p s e t ; −−Read second page
ELSE −−El se go to i d l e read s t a t e
s t r ead<=id l e r e a d ;
END IF ;
WHEN s t a tu s r e ad => −−Check s t a t u s read f o r bad b l o c k
s t r obe s r <=’1 ’; −−Acknowldge t h a t s t a t u s read i s comp le t e
IF data temp (0) = ’1 ’ THEN −−I f a bad b l o c k go to b b s end s t a t e
s t r ead<=bb send ;
ELSE
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s t r ead<=id l e r e a d ; −−I f t o a bad b l o c k r e t u rn to i d l e s t a t e
END IF ;
WHEN bb send => −−send th e add r e s s i n c l u d i n g d e v i c e to bb t a b l e to mark as bad
b l o c k
bb data<=sta tus addr (13 DOWNTO 0 ) ; −−bad b l o c k add r e s s
bb store <=’1 ’; −−Send bb b l o c k add r e s s
s t r ead<=id l e r e a d ; −−Goto i d l e s t a t e
END CASE;
END IF ;
END PROCESS read ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Process to e ra s e a b l o c k o f memory
e ra s e : PROCESS( clk25M , re s e t , e r a s e k i ck , ry by )
BEGIN
IF r e s e t = ’1 ’ THEN
s t e r a s e<=r e s e t e r a s e ;
ELSIF r i s i n g e d g e ( clk25M ) THEN −−Runs o f f t h e 25MHz c l o c k
rdy by<=ry by ;
ryby temp1<=ry by ( ch temp ) ; −−Synchron i s e t h e asynchronous r eady bu s y l i n e
addr ge t e r <=’0 ’;
CASE s t e r a s e IS
WHEN r e s e t e r a s e => −−Reset s t a t e
s tatus addr<=(OTHERS=> ’0 ’) ;
c on t r e ra s e<=”001” ; −−CLE low ,ALE low ,WE h i gh
IF r e s e t = ’0 ’ THEN
s t e r a s e<=i d l e e r a s e ;
ELSE
s t e r a s e<=r e s e t e r a s e ;
END IF ;
WHEN i d l e e r a s e => −−I d l e s t a t e wa i t i n g f o r e r a s e k i c k from command SM
row11<=address ( 7 DOWNTO 0 ) ; −−Set add r e s s f o r normal b l o c k e ra s e
row12<=address (15 DOWNTO 8 ) ;−−Set add r e s s f o r normal b l o c k e ra s e
row13<=address (16) ; −−Set add r e s s f o r normal b l o c k e ra s e
ch temp<=0;
c s e r<=”1111” ;
e r f i n <=’1 ’;
addr count2<=(OTHERS=> ’0 ’) ;
c on t r e ra s e<=”001” ; −−CLE low ,ALE low ,WE h i gh
data e ra s e <= ”00000000” ;
erase temp<=e r a s e k i c k ; −−S to re t h e TYPE o f e ra s e
IF ( e r a s e k i c k=”01” ) THEN −−s i g n a l t o k i c k o f f normal e ra s e
s t e r a s e<=ch i p s e t ;
ELSIF ( e r a s e k i c k=”10” ) THEN −−s i g n a l t o k i c k o f f bad b l o c k e ra s e
s t e r a s e<=bb set ;
END IF ;
WHEN bb set => −−Set t h e add r e s s f o r a bad b l o c k e ra s e
row11<=(OTHERS=> ’0 ’) ; −−Block 0
row12<=(OTHERS=> ’0 ’) ;
row13<=’0 ’;
c s e r<=”0000” ; −−S e l e c t a l l d e v i c e s on bus
s t e r a s e<=command set ;
WHEN c h i p s e t => −−Set ch i p enab l e o f d e v i c e to be e ra s ed
ch temp<=conv INTEGER( c h i p s e l ) ;
s tatus addr<=ch i p s e l & address (16 DOWNTO 5 ) ; −−s e t t h e bad b l o c k add r e s s f o r a s t a u s
read
s t e r a s e<=command set ;
CASE c h i p s e l IS
WHEN ”00” =>
c s e r<=”1110” ;
WHEN ”01” =>
c s e r<=”1101” ;
WHEN ”10” =>
c s e r<=”1011” ;
WHEN ”11” =>
c s e r<=”0111” ;
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WHENOTHERS=>
NULL;
END CASE;
WHEN command set => −−Set command to 60H f o r an e ra s e op e r a t i on
e r f i n <=’0 ’;
c on t r e ra s e<=”100” ; −−CLE high ,ALE low ,WE low
data e ra s e <=”01100000” ; −−60H
s t e r a s e<=command write ;
WHEN command write => −−Write command
cont r e ra s e<=”101” ; −−CLE high ,ALE low ,WE h i gh
s t e r a s e<=addr se t ;
WHEN addr s e t => −−Setup b l o c k add r e s s to f l a s h
addr count2<=addr count2+1; −−count add r e s s c y c l e s
cont r e ra s e<=”010” ; −−CLE low ,ALE high ,WE low
s t e r a s e<=addr wr i t e ;
CASE addr count2 IS
WHEN ”00” =>
data e ra s e <=row11 ; −−b l o c k add r e s s s t a r t ( l a s t 3 b i t s )
WHEN ”01” =>
data e ra s e <=row12 ; −−b l o c k addre s s con t inued
WHEN ”10” =>
data e ra s e <=”0000000” & row13 ; −−b l o c k add r e s s f i n i s h
WHENOTHERS=>
NULL;
END CASE;
WHEN addr wr i t e => −−Write add r e s s to f l a s h
cont r e ra s e<=”011” ; −−CLE low ,ALE high ,WE h i gh
IF addr count2 = 3 THEN −−I f a l l a dd r e s s c y c l e s are f i n i s h go to nex t command s e t
s t e r a s e<=command set2 ;
ELSE −−El s e con t inue w i th addre s s c y c l e s
s t e r a s e<=addr se t ;
END IF ;
WHEN command set2 => −−Setup nex t command D0H to comp le t e b l o c k e ra s e
cont r e ra s e<=”100” ; −−CLE high ,ALE low ,WE low
data e ra s e <=”11010000” ; −−D0H
s t e r a s e<=command write2 ;
IF erase temp = ”01” THEN −−I f a normal b l o c k e ra s e f l a g add r e s s g ene ra t o r to
g ene ra t e nex t addre s s
addr ge t e r <=’1 ’;
END IF ;
WHEN command write2 => −−Write command to f l a s h
cont r e ra s e<=”101” ; −−CLE low ,ALE high ,WE h i gh
IF erase temp = ”01” THEN
s t e r a s e<=busy wait ;
ELSE
s t e r a s e<=bb busy wait ;
END IF ;
WHEN busy wait => −−Wait f o r r y b y to go low
cont r e ra s e<=”001” ;
IF ryby temp1= ’0 ’ THEN
s t e r a s e<=busy wait2 ;
END IF ;
WHEN busy wait2 => −−Wait f o r r y b y to go h i gh
cont r e ra s e<=”001” ;
IF ryby temp1= ’1 ’ THEN
s t e r a s e<=i d l e e r a s e ; −−Return to i d l e s t a t e
END IF ;
WHEN bb busy wait => −−Wait f o r r y b y to go low
cont r e ra s e<=”001” ;
IF rdy by/=”0000” THEN
s t e r a s e<=bb busy wait2 ;
END IF ;
WHEN bb busy wait2 => −−Wait f o r r y b y to go h i gh
cont r e ra s e<=”001” ;
IF rdy by=”1111” THEN
s t e r a s e<=i d l e e r a s e ; −−Return to i d l e s t a t e
END IF ;
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END CASE;
END IF ;
END PROCESS e ra s e ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Process to r e s e t d e v i c e
d e v i c e r e s e t : PROCESS( clk25M , re s e t , r e s e t k i c k )
BEGIN
IF r e s e t = ’1 ’ THEN
s t r e s e t<=re s e t 1 ;
ELSIF r i s i n g e d g e ( clk25M ) THEN −−S t a t e machine runs o f f 25MHz c l o c k
CASE s t r e s e t IS
WHEN r e s e t 1 => −−Reset s t a t e
c on t r r e s e t<=”01” ; −−CLE low ,WE h i gh
IF r e s e t = ’0 ’ THEN
s t r e s e t<=i d l e r e s e t ;
ELSE
s t r e s e t<=re s e t 1 ;
END IF ;
WHEN i d l e r e s e t => −−I d l e s t a t e wa i t f o r r e s e t k i c k
r s t f i n <=’1 ’;
c on t r r e s e t<=”01” ; −−CLE low ,WE h i gh
IF ( r e s e t k i c k = ’1 ’) THEN −−s i g n a l t o k i c k o f f e ra s e program s t a t e machine
s t r e s e t<=command set ;
ELSE
s t r e s e t<=i d l e r e s e t ;
END IF ;
WHEN command set => −−Set command FF ( s e t in mu l t i p l e x o r )
r s t f i n <=’0 ’;
c on t r r e s e t<=”10” ; −−CLE high ,WE low
s t r e s e t<=command write ;
WHEN command write => −−Write command to f l a s h
c on t r r e s e t<=”11” ; −−CLE high ,WE h i gh
s t r e s e t<=busy wait ;
WHEN busy wait => −−Wait f o r r y b y to go low
c on t r r e s e t<=”01” ; −−CLE low ,WE h i gh
IF ryby temp= ’0 ’ THEN
s t r e s e t<=busy wait2 ;
END IF ;
WHEN busy wait2 => −−Wait f o r r y b y to go h i gh
IF ryby temp= ’1 ’ THEN
s t r e s e t<=i d l e r e s e t ; −−Return to i d l e s t a t e
END IF ;
END CASE;
END IF ;
END PROCESS d e v i c e r e s e t ;
END ARCHITECTURE;
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